forked from Minki/linux
arm: dts: lpc32xx: add external memory controller device node
The change adds a description of ARM PrimeCell PL175 memory controller, which is found on NXP LPC32xx SoCs. The controller supports up to 4 static memory devices mapped to 0xE000 0000 - 0xE3FF FFFF physical memory area. Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
This commit is contained in:
parent
cae5949067
commit
f83ee67fcf
@ -32,7 +32,8 @@
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "simple-bus";
|
||||
ranges = <0x20000000 0x20000000 0x30000000>;
|
||||
ranges = <0x20000000 0x20000000 0x30000000>,
|
||||
<0xe0000000 0xe0000000 0x04000000>;
|
||||
|
||||
/*
|
||||
* Enable either SLC or MLC
|
||||
@ -86,6 +87,19 @@
|
||||
interrupts = <0x1d 0>;
|
||||
};
|
||||
|
||||
emc: memory-controller@31080000 {
|
||||
compatible = "arm,pl175", "arm,primecell";
|
||||
reg = <0x31080000 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
ranges = <0 0xe0000000 0x01000000>,
|
||||
<1 0xe1000000 0x01000000>,
|
||||
<2 0xe2000000 0x01000000>,
|
||||
<3 0xe3000000 0x01000000>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
apb {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
Loading…
Reference in New Issue
Block a user