leandrof/linux
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm64: dts: r8a7796: Add VSP instances

Browse Source 
The r8a7796 has 5 VSP instances.

Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Laurent Pinchart 2017-06-21 12:31:29 +03:00 committed by Simon Horman
parent 41dbbf0c5b
commit f06ffdfbdd
1 changed files with 55 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

55
arch/arm64/boot/dts/renesas/r8a7796.dtsi
View File

@ -1570,6 +1570,17 @@
resets = <&cpg 615>; resets = <&cpg 615>;
}; };
vspb: vsp@fe960000 {
compatible = "renesas,vsp2";
reg = <0 0xfe960000 0 0x8000>;
interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 626>;
power-domains = <&sysc R8A7796_PD_A3VC>;
resets = <&cpg 626>;
renesas,fcp = <&fcpvb0>;
};
fcpvb0: fcp@fe96f000 { fcpvb0: fcp@fe96f000 {
compatible = "renesas,fcpv"; compatible = "renesas,fcpv";
reg = <0 0xfe96f000 0 0x200>; reg = <0 0xfe96f000 0 0x200>;
@ -1578,6 +1589,17 @@
resets = <&cpg 607>; resets = <&cpg 607>;
}; };
vspi0: vsp@fe9a0000 {
compatible = "renesas,vsp2";
reg = <0 0xfe9a0000 0 0x8000>;
interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 631>;
power-domains = <&sysc R8A7796_PD_A3VC>;
resets = <&cpg 631>;
renesas,fcp = <&fcpvi0>;
};
fcpvi0: fcp@fe9af000 { fcpvi0: fcp@fe9af000 {
compatible = "renesas,fcpv"; compatible = "renesas,fcpv";
reg = <0 0xfe9af000 0 0x200>; reg = <0 0xfe9af000 0 0x200>;
@ -1586,6 +1608,17 @@
resets = <&cpg 611>; resets = <&cpg 611>;
}; };
vspd0: vsp@fea20000 {
compatible = "renesas,vsp2";
reg = <0 0xfea20000 0 0x4000>;
interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 623>;
power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
resets = <&cpg 623>;
renesas,fcp = <&fcpvd0>;
};
fcpvd0: fcp@fea27000 { fcpvd0: fcp@fea27000 {
compatible = "renesas,fcpv"; compatible = "renesas,fcpv";
reg = <0 0xfea27000 0 0x200>; reg = <0 0xfea27000 0 0x200>;
@ -1594,6 +1627,17 @@
resets = <&cpg 603>; resets = <&cpg 603>;
}; };
vspd1: vsp@fea28000 {
compatible = "renesas,vsp2";
reg = <0 0xfea28000 0 0x4000>;
interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 622>;
power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
resets = <&cpg 622>;
renesas,fcp = <&fcpvd1>;
};
fcpvd1: fcp@fea2f000 { fcpvd1: fcp@fea2f000 {
compatible = "renesas,fcpv"; compatible = "renesas,fcpv";
reg = <0 0xfea2f000 0 0x200>; reg = <0 0xfea2f000 0 0x200>;
@ -1602,6 +1646,17 @@
resets = <&cpg 602>; resets = <&cpg 602>;
}; };
vspd2: vsp@fea30000 {
compatible = "renesas,vsp2";
reg = <0 0xfea30000 0 0x4000>;
interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 621>;
power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
resets = <&cpg 621>;
renesas,fcp = <&fcpvd2>;
};
fcpvd2: fcp@fea37000 { fcpvd2: fcp@fea37000 {
compatible = "renesas,fcpv"; compatible = "renesas,fcpv";
reg = <0 0xfea37000 0 0x200>; reg = <0 0xfea37000 0 0x200>;