powerpc/qe: set IReady in QE Microcode Upload
QE Microcode Initialization using qe_upload_microcode() does not work on P1021 if the IRAM-Ready register is not set after the microcode upload. Add a definition for the "I-RAM Ready" register and sets it upon microcode upload completion. Signed-off-by: Ioannis Kokkoris <ioannis.kokoris@siemens-enterprise.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
committed by
Kumar Gala
parent
1f0e90ad7a
commit
e65650e6c3
@@ -499,6 +499,7 @@ enum comm_dir {
|
||||
/* I-RAM */
|
||||
#define QE_IRAM_IADD_AIE 0x80000000 /* Auto Increment Enable */
|
||||
#define QE_IRAM_IADD_BADDR 0x00080000 /* Base Address */
|
||||
#define QE_IRAM_READY 0x80000000 /* Ready */
|
||||
|
||||
/* UPC */
|
||||
#define UPGCR_PROTOCOL 0x80000000 /* protocol ul2 or pl2 */
|
||||
|
||||
Reference in New Issue
Block a user