leandrof/linux
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

r8152: disable test IO for RTL8153B

Browse Source 
For RTL8153B with QFN32, disable test IO. Otherwise, it may cause
abnormal behavior for the device randomly.

Signed-off-by: Hayes Wang <hayeswang@realtek.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Hayes Wang 2020-01-22 16:02:10 +08:00 committed by David S. Miller
parent 08997b5eec
commit d7f1b59655
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/net/usb/r8152.c
View File

@ -312,6 +312,7 @@
/* PLA_PHY_PWR */ /* PLA_PHY_PWR */
#define TX_10M_IDLE_EN 0x0080 #define TX_10M_IDLE_EN 0x0080
#define PFM_PWM_SWITCH 0x0040 #define PFM_PWM_SWITCH 0x0040
#define TEST_IO_OFF BIT(4)
/* PLA_MAC_PWR_CTRL */ /* PLA_MAC_PWR_CTRL */
#define D3_CLK_GATED_EN 0x00004000 #define D3_CLK_GATED_EN 0x00004000
@ -5538,6 +5539,15 @@ static void r8153b_init(struct r8152 *tp)
ocp_data &= ~PLA_MCU_SPDWN_EN; ocp_data &= ~PLA_MCU_SPDWN_EN;
ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL3, ocp_data); ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL3, ocp_data);
if (tp->version == RTL_VER_09) {
/* Disable Test IO for 32QFN */
if (ocp_read_byte(tp, MCU_TYPE_PLA, 0xdc00) & BIT(5)) {
ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR);
ocp_data |= TEST_IO_OFF;
ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data);
}
}
set_bit(GREEN_ETHERNET, &tp->flags); set_bit(GREEN_ETHERNET, &tp->flags);
/* rx aggregation */ /* rx aggregation */