SoCFPGA DTS update for v4.10, part 1

- Add a Macnica sodia board
 - Add support for the Arria10 System resource device
 - Add support for the Arria10 LEDs
 - Add QSPI to the socrates board
 - Update L2 cache settings, enabling arm,shared-override
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJYDhW4AAoJEBmUBAuBoyj0tfUQAJ7y81c9ndfYLafBYsrLqjLp
 vLon/1tcmRTQLurn8DKV50qUrf1fWCLD5QZHXnFMjDFMMf9H474AeoA8Q+gSXonP
 ZAWbloIPjieqydC4fCex2rvSTG5pS5js/sUX8tVagEYX8j8FXU8YW4yFwy6hfNfm
 gIVcSdhUEIerCpYdKVD/MZhlEC9sCz3X+Ld6UvgrEoSN7itYN0t6Pj+U1Y+3jp/3
 loF3H9lyb7Th7wonRKb558nE8mPs3TisCjHSEl6rk6dQz9y7Yub3DYelg4zxFkbO
 /xfn+dYKAcgkFdwWtkq/3Q8gEvd7Zv1IvDebEtSM5GZzUe3N65KhZm36kVRkHXRO
 zo1/YZCqM10jKwzWmtsEZBFy0fIWiTlVWLHlMl2FggdPVVlp/dB781gXZXqBPYGD
 vZ1B+hAt8BiBePKt1KC6J1mK9oD4X6Ymi7g+LnZQCsJa793syP+ol+2ZUfI7vqq2
 1GdVYMpURefOCB2k73IBfuA0Y/pPuHxzOHmd+jecQq/RRvyOQlxxSobpcfUt1/wc
 +uiXPVbuHgWrQMjImF5nXj4yETu1ZKTgqKn0WOCSLS6h+6fqVsPROvP1jorNr5TL
 UGoUB30ehzr1GPBWsIOWvmEFjbI1K0xiD2dmKKBG9U/M1u2ynATN8eiwLdxs+3qa
 3jMqzjk2JDyAHDjLH6Mf
 =yf+4
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_for_v4.10_part_1' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into next/dt

SoCFPGA DTS update for v4.10, part 1
- Add a Macnica sodia board
- Add support for the Arria10 System resource device
- Add support for the Arria10 LEDs
- Add QSPI to the socrates board
- Update L2 cache settings, enabling arm,shared-override

* tag 'socfpga_dts_for_v4.10_part_1' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  ARM: dts: socfpga: socrates: enable qspi
  ARM: dts: socfpga: add qspi node
  ARM: dts: socfpga: Add LED framework to A10-SR GPIO
  ARM: dts: socfpga: Enable GPIO parent for Arria10 SR chip
  ARM: dts: socfpga: Add Devkit A10-SR fields for Arria10
  ARM: dts: socfpga: Add SPI Master1 for Arria10 SR chip
  ARM: dts: socfpga: enable arm,shared-override in the pl310
  ARM: dts: socfpga: Add Macnica sodia board
  ARM: dts: socfpga: Add new MCVEVK manufacturer compat

Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2016-10-27 17:06:24 -07:00
commit c3424e1c41
8 changed files with 227 additions and 2 deletions

View File

@ -696,6 +696,7 @@ dtb-$(CONFIG_ARCH_SOCFPGA) += \
socfpga_cyclone5_de0_sockit.dtb \
socfpga_cyclone5_sockit.dtb \
socfpga_cyclone5_socrates.dtb \
socfpga_cyclone5_sodia.dtb \
socfpga_cyclone5_vining_fpga.dtb \
socfpga_vt.dtb
dtb-$(CONFIG_ARCH_SPEAR13XX) += \

View File

@ -686,6 +686,7 @@
arm,data-latency = <2 1 1>;
prefetch-data = <1>;
prefetch-instr = <1>;
arm,shared-override;
};
mmc: dwmmc0@ff704000 {
@ -705,6 +706,20 @@
reg = <0xffff0000 0x10000>;
};
qspi: spi@ff705000 {
compatible = "cdns,qspi-nor";
#address-cells = <1>;
#size-cells = <0>;
reg = <0xff705000 0x1000>,
<0xffa00000 0x1000>;
interrupts = <0 151 4>;
cdns,fifo-depth = <128>;
cdns,fifo-width = <4>;
cdns,trigger-address = <0x00000000>;
clocks = <&qspi_clk>;
status = "disabled";
};
rst: rstmgr@ffd05000 {
#reset-cells = <1>;
compatible = "altr,rst-mgr";

View File

@ -562,6 +562,21 @@
status = "disabled";
};
spi1: spi@ffda5000 {
compatible = "snps,dw-apb-ssi";
#address-cells = <1>;
#size-cells = <0>;
reg = <0xffda5000 0x100>;
interrupts = <0 102 4>;
num-chipselect = <4>;
bus-num = <0>;
/*32bit_access;*/
tx-dma-channel = <&pdma 16>;
rx-dma-channel = <&pdma 17>;
clocks = <&spi_m_clk>;
status = "disabled";
};
sdr: sdr@ffc25000 {
compatible = "syscon";
reg = <0xffcfb100 0x80>;
@ -573,6 +588,9 @@
interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>;
cache-unified;
cache-level = <2>;
prefetch-data = <1>;
prefetch-instr = <1>;
arm,shared-override;
};
mmc: dwmmc0@ff808000 {

View File

@ -36,6 +36,30 @@
reg = <0x0 0x40000000>; /* 1GB */
};
a10leds {
compatible = "gpio-leds";
a10sr_led0 {
label = "a10sr-led0";
gpios = <&a10sr_gpio 0 1>;
};
a10sr_led1 {
label = "a10sr-led1";
gpios = <&a10sr_gpio 1 1>;
};
a10sr_led2 {
label = "a10sr-led2";
gpios = <&a10sr_gpio 2 1>;
};
a10sr_led3 {
label = "a10sr-led3";
gpios = <&a10sr_gpio 3 1>;
};
};
soc {
clkmgr@ffd04000 {
clocks {
@ -75,6 +99,31 @@
status = "okay";
};
&gpio1 {
status = "okay";
};
&spi1 {
status = "okay";
resource-manager@0 {
compatible = "altr,a10sr";
reg = <0>;
spi-max-frequency = <100000>;
/* low-level active IRQ at GPIO1_5 */
interrupt-parent = <&portb>;
interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
interrupt-controller;
#interrupt-cells = <2>;
a10sr_gpio: gpio-controller {
compatible = "altr,a10sr-gpio";
gpio-controller;
#gpio-cells = <2>;
};
};
};
&i2c1 {
speed-mode = <0>;
status = "okay";

View File

@ -18,7 +18,7 @@
#include "socfpga_cyclone5.dtsi"
/ {
model = "DENX MCV";
model = "Aries/DENX MCV";
compatible = "altr,socfpga-cyclone5", "altr,socfpga";
memory {

View File

@ -18,7 +18,7 @@
#include "socfpga_cyclone5_mcv.dtsi"
/ {
model = "DENX MCV EVK";
model = "Aries/DENX MCV EVK";
compatible = "altr,socfpga-cyclone5", "altr,socfpga";
aliases {

View File

@ -80,3 +80,22 @@
&mmc {
status = "okay";
};
&qspi {
status = "okay";
flash: flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "n25q256a";
reg = <0>;
spi-max-frequency = <100000000>;
m25p,fast-read;
cdns,read-delay = <4>;
cdns,tshsl-ns = <50>;
cdns,tsd2d-ns = <50>;
cdns,tchsh-ns = <4>;
cdns,tslch-ns = <4>;
status = "okay";
};
};

View File

@ -0,0 +1,123 @@
/*
* Copyright (C) 2016 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include "socfpga_cyclone5.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
/ {
model = "Altera SOCFPGA Cyclone V SoC Macnica Sodia board";
compatible = "altr,socfpga-cyclone5", "altr,socfpga";
chosen {
bootargs = "earlyprintk";
stdout-path = "serial0:115200n8";
};
memory {
name = "memory";
device_type = "memory";
reg = <0x0 0x40000000>;
};
aliases {
ethernet0 = &gmac1;
};
regulator_3_3v: 3-3-v-regulator {
compatible = "regulator-fixed";
regulator-name = "3.3V";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
};
leds: gpio-leds {
compatible = "gpio-leds";
hps_led0 {
label = "hps:green:led0";
gpios = <&portb 12 GPIO_ACTIVE_LOW>;
};
hps_led1 {
label = "hps:green:led1";
gpios = <&portb 13 GPIO_ACTIVE_LOW>;
};
hps_led2 {
label = "hps:green:led2";
gpios = <&portb 14 GPIO_ACTIVE_LOW>;
};
hps_led3 {
label = "hps:green:led3";
gpios = <&portb 15 GPIO_ACTIVE_LOW>;
};
};
};
&gmac1 {
status = "okay";
phy-mode = "rgmii";
phy = <&phy0>;
mdio0 {
#address-cells = <1>;
#size-cells = <0>;
phy0: ethernet-phy@0 {
reg = <0>;
rxd0-skew-ps = <0>;
rxd1-skew-ps = <0>;
rxd2-skew-ps = <0>;
rxd3-skew-ps = <0>;
rxdv-skew-ps = <0>;
rxc-skew-ps = <3000>;
txen-skew-ps = <0>;
txc-skew-ps = <3000>;
};
};
};
&gpio1 {
status = "okay";
};
&i2c0 {
status = "okay";
eeprom@51 {
compatible = "atmel,24c32";
reg = <0x51>;
pagesize = <32>;
};
rtc@68 {
compatible = "dallas,ds1339";
reg = <0x68>;
};
};
&mmc0 {
cd-gpios = <&portb 18 0>;
vmmc-supply = <&regulator_3_3v>;
vqmmc-supply = <&regulator_3_3v>;
status = "okay";
};
&usb1 {
status = "okay";
};