drm/amd/display: Update DCN32 to use new SR latencies
[Description] Update to new SR latencies for DCN32 Reviewed-by: Nevenko Stupar <Nevenko.Stupar@amd.com> Reviewed-by: Jun Lei <Jun.Lei@amd.com> Acked-by: Jasdeep Dhillon <jdhillon@amd.com> Signed-off-by: Alvin Lee <Alvin.Lee2@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
202c1e3dbc
commit
c054375159
@ -121,8 +121,8 @@ struct _vcs_dpi_soc_bounding_box_st dcn3_2_soc = {
|
||||
},
|
||||
},
|
||||
.num_states = 1,
|
||||
.sr_exit_time_us = 20.16,
|
||||
.sr_enter_plus_exit_time_us = 27.13,
|
||||
.sr_exit_time_us = 42.97,
|
||||
.sr_enter_plus_exit_time_us = 49.94,
|
||||
.sr_exit_z8_time_us = 285.0,
|
||||
.sr_enter_plus_exit_z8_time_us = 320,
|
||||
.writeback_latency_us = 12.0,
|
||||
|
Loading…
Reference in New Issue
Block a user