ARM: dts: at91: sama5d2: set the sdmmc gclk frequency
Set the frequency of the generated clock used by sdmmc devices in order to not rely on the configuration done by previous components. Signed-off-by: Ludovic Desroches <ludovic.desroches@microchip.com> Link: https://lore.kernel.org/r/20191128074522.69706-3-ludovic.desroches@microchip.com Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
This commit is contained in:
committed by
Alexandre Belloni
parent
e52a033610
commit
bbd73c02e7
@@ -300,6 +300,8 @@
|
|||||||
interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>;
|
interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>;
|
||||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 31>, <&pmc PMC_TYPE_GCK 31>, <&pmc PMC_TYPE_CORE PMC_MAIN>;
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 31>, <&pmc PMC_TYPE_GCK 31>, <&pmc PMC_TYPE_CORE PMC_MAIN>;
|
||||||
clock-names = "hclock", "multclk", "baseclk";
|
clock-names = "hclock", "multclk", "baseclk";
|
||||||
|
assigned-clocks = <&pmc PMC_TYPE_GCK 31>;
|
||||||
|
assigned-clock-rates = <480000000>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
@@ -309,6 +311,8 @@
|
|||||||
interrupts = <32 IRQ_TYPE_LEVEL_HIGH 0>;
|
interrupts = <32 IRQ_TYPE_LEVEL_HIGH 0>;
|
||||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 32>, <&pmc PMC_TYPE_GCK 32>, <&pmc PMC_TYPE_CORE PMC_MAIN>;
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 32>, <&pmc PMC_TYPE_GCK 32>, <&pmc PMC_TYPE_CORE PMC_MAIN>;
|
||||||
clock-names = "hclock", "multclk", "baseclk";
|
clock-names = "hclock", "multclk", "baseclk";
|
||||||
|
assigned-clocks = <&pmc PMC_TYPE_GCK 32>;
|
||||||
|
assigned-clock-rates = <480000000>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user