drm/amd/display: Fixed mpc add, enable always scaler for video surface.
Signed-off-by: Yongqiang Sun <yongqiang.sun@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Harry Wentland <Harry.Wentland@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
8eb5def957
commit
b823defeb7
@ -229,9 +229,9 @@ static void mpc10_mpcc_add(struct mpc *mpc, struct mpcc_cfg *cfg)
|
||||
mpc10_set_bg_color(mpc10, &cfg->black_color, mpcc_id);
|
||||
|
||||
mpc10->mpcc_in_use_mask |= 1 << mpcc_id;
|
||||
for (z_idx = cfg->z_index; z_idx < cfg->opp->mpc_tree.num_pipes; z_idx++) {
|
||||
cfg->opp->mpc_tree.dpp[z_idx + 1] = cfg->opp->mpc_tree.dpp[z_idx];
|
||||
cfg->opp->mpc_tree.mpcc[z_idx + 1] = cfg->opp->mpc_tree.mpcc[z_idx];
|
||||
for (z_idx = cfg->opp->mpc_tree.num_pipes; z_idx > cfg->z_index; z_idx--) {
|
||||
cfg->opp->mpc_tree.dpp[z_idx] = cfg->opp->mpc_tree.dpp[z_idx - 1];
|
||||
cfg->opp->mpc_tree.mpcc[z_idx] = cfg->opp->mpc_tree.mpcc[z_idx - 1];
|
||||
}
|
||||
cfg->opp->mpc_tree.dpp[cfg->z_index] = cfg->mi->inst;
|
||||
cfg->opp->mpc_tree.mpcc[cfg->z_index] = mpcc_id;
|
||||
|
@ -422,6 +422,10 @@ static const struct dc_debug debug_defaults_drv = {
|
||||
.force_abm_enable = false,
|
||||
.timing_trace = false,
|
||||
.clock_trace = true,
|
||||
/* spread sheet doesn't handle taps_c is one properly,
|
||||
* need to enable scaler for video surface to pass
|
||||
* bandwidth validation.*/
|
||||
.always_scale = true,
|
||||
.disable_pplib_clock_request = true,
|
||||
.disable_pplib_wm_range = false,
|
||||
#if defined(CONFIG_DRM_AMD_DC_DCN1_0)
|
||||
|
Loading…
Reference in New Issue
Block a user