leandrof/linux
1
0
Fork 0
forked from Minki/linux
Code Issues Pull Requests Packages Projects Releases Wiki Activity

dt-bindings: display: sunxi: add DT binding for Allwinner H6 DW HDMI

Browse Source 
The Allwinner H6 SoC uses a v2.12a DesignWare HDMI controller, with
dedicated CEC and HDCP clocks added; the PHY connected is a standard
DesignWare HDMI PHY.

Add binding for it.

Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
[added HDCP clock and reset]
Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20181104182705.18047-19-jernej.skrabec@siol.net
This commit is contained in:
Icenowy Zheng 2018-11-04 19:26:55 +01:00 committed by Maxime Ripard
parent 76ce87ca50
commit 9d0fdd4843
No known key found for this signature in database
GPG Key ID: E3EF0D6F671851C5
1 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
View File

@ -79,6 +79,7 @@ Required properties:
- compatible: value must be one of: - compatible: value must be one of:
* "allwinner,sun8i-a83t-dw-hdmi" * "allwinner,sun8i-a83t-dw-hdmi"
* "allwinner,sun50i-a64-dw-hdmi", "allwinner,sun8i-a83t-dw-hdmi" * "allwinner,sun50i-a64-dw-hdmi", "allwinner,sun8i-a83t-dw-hdmi"
* "allwinner,sun50i-h6-dw-hdmi"
- reg: base address and size of memory-mapped region - reg: base address and size of memory-mapped region
- reg-io-width: See dw_hdmi.txt. Shall be 1. - reg-io-width: See dw_hdmi.txt. Shall be 1.
- interrupts: HDMI interrupt number - interrupts: HDMI interrupt number
@ -86,9 +87,14 @@ Required properties:
* iahb: the HDMI bus clock * iahb: the HDMI bus clock
* isfr: the HDMI register clock * isfr: the HDMI register clock
* tmds: TMDS clock * tmds: TMDS clock
* cec: HDMI CEC clock (H6 only)
* hdcp: HDCP clock (H6 only)
* hdcp-bus: HDCP bus clock (H6 only)
- clock-names: the clock names mentioned above - clock-names: the clock names mentioned above
- resets: phandle to the reset controller - resets:
- reset-names: must be "ctrl" * ctrl: HDMI controller reset
* hdcp: HDCP reset (H6 only)
- reset-names: reset names mentioned above
- phys: phandle to the DWC HDMI PHY - phys: phandle to the DWC HDMI PHY
- phy-names: must be "phy" - phy-names: must be "phy"
@ -109,6 +115,7 @@ Required properties:
* allwinner,sun8i-h3-hdmi-phy * allwinner,sun8i-h3-hdmi-phy
* allwinner,sun8i-r40-hdmi-phy * allwinner,sun8i-r40-hdmi-phy
* allwinner,sun50i-a64-hdmi-phy * allwinner,sun50i-a64-hdmi-phy
* allwinner,sun50i-h6-hdmi-phy
- reg: base address and size of memory-mapped region - reg: base address and size of memory-mapped region
- clocks: phandles to the clocks feeding the HDMI PHY - clocks: phandles to the clocks feeding the HDMI PHY
* bus: the HDMI PHY interface clock * bus: the HDMI PHY interface clock