leandrof/linux
1
0
Fork 0
forked from Minki/linux
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ARM: dts: at91: sama7g5: Add NAND support

Browse Source 
Add NAND support. The sama7g5's SMC IP is the same as sama5d2's with
a slightly change: it provides a synchronous clock output (SMC clock)
that is dedicated to FPGA usage. Since this doesn't interfere with the SMC
NAND configuration, thus code will not be added in the current nand driver
to address the FPGA usage, use the sama5d2's compatible and choose not to
introduce dedicated compatibles for sama7g5.
Tested with Micron MT29F4G08ABAEAWP NAND flash.

Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
[nicolas.ferre@microchip.com: add the definition of PMC_MCK1 in
	include/dt-bindings/clock/at91.h from another patch]
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20220111130556.905978-1-tudor.ambarus@microchip.com
This commit is contained in:
Tudor Ambarus 2022-01-11 15:05:56 +02:00 committed by Nicolas Ferre
parent 003e17e75a
commit 92499dec3a
2 changed files with 56 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

55
arch/arm/boot/dts/sama7g5.dtsi
View File

@ -113,6 +113,45 @@
#size-cells = <1>;
ranges;
nfc_sram: sram@600000 {
compatible = "mmio-sram";
no-memory-wc;
reg = <0x00600000 0x2400>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x00600000 0x2400>;
};
nfc_io: nfc-io@10000000 {
compatible = "atmel,sama5d3-nfc-io", "syscon";
reg = <0x10000000 0x8000000>;
};
ebi: ebi@40000000 {
compatible = "atmel,sama5d3-ebi";
#address-cells = <2>;
#size-cells = <1>;
atmel,smc = <&hsmc>;
reg = <0x40000000 0x20000000>;
ranges = <0x0 0x0 0x40000000 0x8000000
0x1 0x0 0x48000000 0x8000000
0x2 0x0 0x50000000 0x8000000
0x3 0x0 0x58000000 0x8000000>;
clocks = <&pmc PMC_TYPE_CORE PMC_MCK1>;
status = "disabled";
nand_controller: nand-controller {
compatible = "atmel,sama5d3-nand-controller";
atmel,nfc-sram = <&nfc_sram>;
atmel,nfc-io = <&nfc_io>;
ecc-engine = <&pmecc>;
#address-cells = <2>;
#size-cells = <1>;
ranges;
status = "disabled";
};
};
securam: securam@e0000000 {
compatible = "microchip,sama7g5-securam", "atmel,sama5d2-securam", "mmio-sram";
reg = <0xe0000000 0x4000>;
@ -218,6 +257,22 @@
clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
};
hsmc: hsmc@e0808000 {
compatible = "atmel,sama5d2-smc", "syscon", "simple-mfd";
reg = <0xe0808000 0x1000>;
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&pmc PMC_TYPE_PERIPHERAL 21>;
#address-cells = <1>;
#size-cells = <1>;
ranges;
pmecc: ecc-engine@e0808070 {
compatible = "atmel,sama5d2-pmecc";
reg = <0xe0808070 0x490>,
<0xe0808500 0x200>;
};
};
qspi0: spi@e080c000 {
compatible = "microchip,sama7g5-ospi";
reg = <0xe080c000 0x400>, <0x20000000 0x10000000>;

1
include/dt-bindings/clock/at91.h
View File

@ -35,6 +35,7 @@
#define PMC_AUDIOIOPLL (PMC_MAIN + 7)
#define PMC_ETHPLL (PMC_MAIN + 8)
#define PMC_CPU (PMC_MAIN + 9)
#define PMC_MCK1 (PMC_MAIN + 10)
#ifndef AT91_PMC_MOSCS
#define AT91_PMC_MOSCS 0 /* MOSCS Flag */