leandrof/linux
1
0
Fork 0
forked from Minki/linux
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm64: dts: r8a7795: Add CA53 L2 cache-controller node

Browse Source 
Add a device node for the Cortex-A53 L2 cache-controller.

The L2 cache for the Cortex-A53 CPU cores is 512 KiB large (organized as
32 KiB x 16 ways).

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Geert Uytterhoeven 2015-09-30 15:22:15 +02:00 committed by Simon Horman
parent a528b4bf1a
commit 8e1c3aa30c
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm64/boot/dts/renesas/r8a7795.dtsi
View File

@ -72,6 +72,12 @@
cache-level = <2>;
};
L2_CA53: cache-controller@1 {
compatible = "cache";
cache-unified;
cache-level = <2>;
};
extal_clk: extal {
compatible = "fixed-clock";
#clock-cells = <0>;