leandrof/linux
1
0
Fork 0
forked from Minki/linux
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drm/amd/pp: Move DPMTABLE_* definitions to common header file

Browse Source 
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Rex Zhu 2018-01-16 16:00:02 +08:00 committed by Alex Deucher
parent ee85c07abe
commit 59fc8cde73
3 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.h
View File

@ -34,11 +34,6 @@
#define SMU7_VOLTAGE_CONTROL_BY_SVID2 0x2 #define SMU7_VOLTAGE_CONTROL_BY_SVID2 0x2
#define SMU7_VOLTAGE_CONTROL_MERGED 0x3 #define SMU7_VOLTAGE_CONTROL_MERGED 0x3
#define DPMTABLE_OD_UPDATE_SCLK 0x00000001
#define DPMTABLE_OD_UPDATE_MCLK 0x00000002
#define DPMTABLE_UPDATE_SCLK 0x00000004
#define DPMTABLE_UPDATE_MCLK 0x00000008
enum gpu_pt_config_reg_type { enum gpu_pt_config_reg_type {
GPU_CONFIGREG_MMR = 0, GPU_CONFIGREG_MMR = 0,
GPU_CONFIGREG_SMC_IND, GPU_CONFIGREG_SMC_IND,

6
drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.h
View File

@ -189,12 +189,6 @@ struct vega10_vbios_boot_state {
uint32_t dcef_clock; uint32_t dcef_clock;
}; };
#define DPMTABLE_OD_UPDATE_SCLK 0x00000001
#define DPMTABLE_OD_UPDATE_MCLK 0x00000002
#define DPMTABLE_UPDATE_SCLK 0x00000004
#define DPMTABLE_UPDATE_MCLK 0x00000008
#define DPMTABLE_OD_UPDATE_VDDC 0x00000010
struct vega10_smc_state_table { struct vega10_smc_state_table {
uint32_t soc_boot_level; uint32_t soc_boot_level;
uint32_t gfx_boot_level; uint32_t gfx_boot_level;

11
drivers/gpu/drm/amd/powerplay/inc/hardwaremanager.h
View File

@ -358,6 +358,17 @@ struct phm_clocks {
uint32_t clock[MAX_NUM_CLOCKS]; uint32_t clock[MAX_NUM_CLOCKS];
}; };
#define DPMTABLE_OD_UPDATE_SCLK 0x00000001
#define DPMTABLE_OD_UPDATE_MCLK 0x00000002
#define DPMTABLE_UPDATE_SCLK 0x00000004
#define DPMTABLE_UPDATE_MCLK 0x00000008
#define DPMTABLE_OD_UPDATE_VDDC 0x00000010
/* To determine if sclk and mclk are in overdrive state */
#define SCLK_OVERDRIVE_ENABLED 0x00000001
#define MCLK_OVERDRIVE_ENABLED 0x00000002
#define VDDC_OVERDRIVE_ENABLED 0x00000010
struct phm_odn_performance_level { struct phm_odn_performance_level {
uint32_t clock; uint32_t clock;
uint32_t vddc; uint32_t vddc;