forked from Minki/linux
Serial driver fixes for 4.8-rc5
Here are some small serial driver fixes for 4.8-rc5. One fixes an oft-reported build issue with the fintek driver, another reverts a patch that was causing problems, one fixes a crash, and some new device ids were added. All of these have been in linux-next for a while. Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> -----BEGIN PGP SIGNATURE----- iFYEABECABYFAlfK4ScPHGdyZWdAa3JvYWguY29tAAoJEDFH1A3bLfspmEcAn0FE lUzWBQb4to15YXhl8wtNF9ZbAJ9Gi2r5MEfXlnLStI3XM/gq8BdXGw== =pkwv -----END PGP SIGNATURE----- Merge tag 'tty-4.8-rc5' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/tty Pull serial driver fixes from Greg KH: "Here are some small serial driver fixes for 4.8-rc5. One fixes an oft-reported build issue with the fintek driver, another reverts a patch that was causing problems, one fixes a crash, and some new device ids were added. All of these have been in linux-next for a while" * tag 'tty-4.8-rc5' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/tty: serial: 8250: added acces i/o products quad and octal serial cards serial: 8250_mid: fix divide error bug if baud rate is 0 Revert "tty/serial/8250: use mctrl_gpio helpers" 8250/fintek: rename IRQ_MODE macro
This commit is contained in:
commit
39da979c98
@ -42,9 +42,6 @@ Optional properties:
|
||||
- auto-flow-control: one way to enable automatic flow control support. The
|
||||
driver is allowed to detect support for the capability even without this
|
||||
property.
|
||||
- {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD
|
||||
line respectively. It will use specified GPIO instead of the peripheral
|
||||
function pin for the UART feature. If unsure, don't specify this property.
|
||||
|
||||
Note:
|
||||
* fsl,ns16550:
|
||||
@ -66,19 +63,3 @@ Example:
|
||||
interrupts = <10>;
|
||||
reg-shift = <2>;
|
||||
};
|
||||
|
||||
Example for OMAP UART using GPIO-based modem control signals:
|
||||
|
||||
uart4: serial@49042000 {
|
||||
compatible = "ti,omap3-uart";
|
||||
reg = <0x49042000 0x400>;
|
||||
interrupts = <80>;
|
||||
ti,hwmods = "uart4";
|
||||
clock-frequency = <48000000>;
|
||||
cts-gpios = <&gpio3 5 GPIO_ACTIVE_LOW>;
|
||||
rts-gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
|
||||
dtr-gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
|
||||
dsr-gpios = <&gpio1 13 GPIO_ACTIVE_LOW>;
|
||||
dcd-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
|
||||
rng-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
|
||||
};
|
||||
|
@ -15,8 +15,6 @@
|
||||
#include <linux/serial_reg.h>
|
||||
#include <linux/dmaengine.h>
|
||||
|
||||
#include "../serial_mctrl_gpio.h"
|
||||
|
||||
struct uart_8250_dma {
|
||||
int (*tx_dma)(struct uart_8250_port *p);
|
||||
int (*rx_dma)(struct uart_8250_port *p);
|
||||
@ -133,43 +131,12 @@ void serial8250_em485_destroy(struct uart_8250_port *p);
|
||||
|
||||
static inline void serial8250_out_MCR(struct uart_8250_port *up, int value)
|
||||
{
|
||||
int mctrl_gpio = 0;
|
||||
|
||||
serial_out(up, UART_MCR, value);
|
||||
|
||||
if (value & UART_MCR_RTS)
|
||||
mctrl_gpio |= TIOCM_RTS;
|
||||
if (value & UART_MCR_DTR)
|
||||
mctrl_gpio |= TIOCM_DTR;
|
||||
|
||||
mctrl_gpio_set(up->gpios, mctrl_gpio);
|
||||
}
|
||||
|
||||
static inline int serial8250_in_MCR(struct uart_8250_port *up)
|
||||
{
|
||||
int mctrl, mctrl_gpio = 0;
|
||||
|
||||
mctrl = serial_in(up, UART_MCR);
|
||||
|
||||
/* save current MCR values */
|
||||
if (mctrl & UART_MCR_RTS)
|
||||
mctrl_gpio |= TIOCM_RTS;
|
||||
if (mctrl & UART_MCR_DTR)
|
||||
mctrl_gpio |= TIOCM_DTR;
|
||||
|
||||
mctrl_gpio = mctrl_gpio_get_outputs(up->gpios, &mctrl_gpio);
|
||||
|
||||
if (mctrl_gpio & TIOCM_RTS)
|
||||
mctrl |= UART_MCR_RTS;
|
||||
else
|
||||
mctrl &= ~UART_MCR_RTS;
|
||||
|
||||
if (mctrl_gpio & TIOCM_DTR)
|
||||
mctrl |= UART_MCR_DTR;
|
||||
else
|
||||
mctrl &= ~UART_MCR_DTR;
|
||||
|
||||
return mctrl;
|
||||
return serial_in(up, UART_MCR);
|
||||
}
|
||||
|
||||
#if defined(__alpha__) && !defined(CONFIG_PCI)
|
||||
|
@ -974,8 +974,6 @@ int serial8250_register_8250_port(struct uart_8250_port *up)
|
||||
|
||||
uart = serial8250_find_match_or_unused(&up->port);
|
||||
if (uart && uart->port.type != PORT_8250_CIR) {
|
||||
struct mctrl_gpios *gpios;
|
||||
|
||||
if (uart->port.dev)
|
||||
uart_remove_one_port(&serial8250_reg, &uart->port);
|
||||
|
||||
@ -1013,13 +1011,6 @@ int serial8250_register_8250_port(struct uart_8250_port *up)
|
||||
if (up->port.flags & UPF_FIXED_TYPE)
|
||||
uart->port.type = up->port.type;
|
||||
|
||||
gpios = mctrl_gpio_init(&uart->port, 0);
|
||||
if (IS_ERR(gpios)) {
|
||||
if (PTR_ERR(gpios) != -ENOSYS)
|
||||
return PTR_ERR(gpios);
|
||||
} else
|
||||
uart->gpios = gpios;
|
||||
|
||||
serial8250_set_defaults(uart);
|
||||
|
||||
/* Possibly override default I/O functions. */
|
||||
|
@ -31,7 +31,7 @@
|
||||
#define IO_ADDR2 0x60
|
||||
#define LDN 0x7
|
||||
|
||||
#define IRQ_MODE 0x70
|
||||
#define FINTEK_IRQ_MODE 0x70
|
||||
#define IRQ_SHARE BIT(4)
|
||||
#define IRQ_MODE_MASK (BIT(6) | BIT(5))
|
||||
#define IRQ_LEVEL_LOW 0
|
||||
@ -195,7 +195,7 @@ static int fintek_8250_set_irq_mode(struct fintek_8250 *pdata, bool level_mode)
|
||||
outb(LDN, pdata->base_port + ADDR_PORT);
|
||||
outb(pdata->index, pdata->base_port + DATA_PORT);
|
||||
|
||||
outb(IRQ_MODE, pdata->base_port + ADDR_PORT);
|
||||
outb(FINTEK_IRQ_MODE, pdata->base_port + ADDR_PORT);
|
||||
tmp = inb(pdata->base_port + DATA_PORT);
|
||||
|
||||
tmp &= ~IRQ_MODE_MASK;
|
||||
|
@ -168,6 +168,9 @@ static void mid8250_set_termios(struct uart_port *p,
|
||||
unsigned long w = BIT(24) - 1;
|
||||
unsigned long mul, div;
|
||||
|
||||
/* Gracefully handle the B0 case: fall back to B9600 */
|
||||
fuart = fuart ? fuart : 9600 * 16;
|
||||
|
||||
if (mid->board->freq < fuart) {
|
||||
/* Find prescaler value that satisfies Fuart < Fref */
|
||||
if (mid->board->freq > baud)
|
||||
|
@ -134,21 +134,18 @@ static void omap8250_set_mctrl(struct uart_port *port, unsigned int mctrl)
|
||||
|
||||
serial8250_do_set_mctrl(port, mctrl);
|
||||
|
||||
if (IS_ERR_OR_NULL(mctrl_gpio_to_gpiod(up->gpios,
|
||||
UART_GPIO_RTS))) {
|
||||
/*
|
||||
* Turn off autoRTS if RTS is lowered and restore autoRTS
|
||||
* setting if RTS is raised
|
||||
*/
|
||||
lcr = serial_in(up, UART_LCR);
|
||||
serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);
|
||||
if ((mctrl & TIOCM_RTS) && (port->status & UPSTAT_AUTORTS))
|
||||
priv->efr |= UART_EFR_RTS;
|
||||
else
|
||||
priv->efr &= ~UART_EFR_RTS;
|
||||
serial_out(up, UART_EFR, priv->efr);
|
||||
serial_out(up, UART_LCR, lcr);
|
||||
}
|
||||
/*
|
||||
* Turn off autoRTS if RTS is lowered and restore autoRTS setting
|
||||
* if RTS is raised
|
||||
*/
|
||||
lcr = serial_in(up, UART_LCR);
|
||||
serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B);
|
||||
if ((mctrl & TIOCM_RTS) && (port->status & UPSTAT_AUTORTS))
|
||||
priv->efr |= UART_EFR_RTS;
|
||||
else
|
||||
priv->efr &= ~UART_EFR_RTS;
|
||||
serial_out(up, UART_EFR, priv->efr);
|
||||
serial_out(up, UART_LCR, lcr);
|
||||
}
|
||||
|
||||
/*
|
||||
@ -449,9 +446,7 @@ static void omap_8250_set_termios(struct uart_port *port,
|
||||
priv->efr = 0;
|
||||
up->port.status &= ~(UPSTAT_AUTOCTS | UPSTAT_AUTORTS | UPSTAT_AUTOXOFF);
|
||||
|
||||
if (termios->c_cflag & CRTSCTS && up->port.flags & UPF_HARD_FLOW
|
||||
&& IS_ERR_OR_NULL(mctrl_gpio_to_gpiod(up->gpios,
|
||||
UART_GPIO_RTS))) {
|
||||
if (termios->c_cflag & CRTSCTS && up->port.flags & UPF_HARD_FLOW) {
|
||||
/* Enable AUTOCTS (autoRTS is enabled when RTS is raised) */
|
||||
up->port.status |= UPSTAT_AUTOCTS | UPSTAT_AUTORTS;
|
||||
priv->efr |= UART_EFR_CTS;
|
||||
|
@ -1950,6 +1950,43 @@ pci_wch_ch38x_setup(struct serial_private *priv,
|
||||
#define PCI_DEVICE_ID_PERICOM_PI7C9X7954 0x7954
|
||||
#define PCI_DEVICE_ID_PERICOM_PI7C9X7958 0x7958
|
||||
|
||||
#define PCI_VENDOR_ID_ACCESIO 0x494f
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM_2SDB 0x1051
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_COM_2S 0x1053
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM_4SDB 0x105C
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_COM_4S 0x105E
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM232_2DB 0x1091
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_COM232_2 0x1093
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM232_4DB 0x1099
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_COM232_4 0x109B
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM_2SMDB 0x10D1
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_COM_2SM 0x10D3
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM_4SMDB 0x10DA
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_COM_4SM 0x10DC
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM485_1 0x1108
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM422_2 0x1110
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM485_2 0x1111
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM422_4 0x1118
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM485_4 0x1119
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_ICM_2S 0x1152
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_ICM_4S 0x115A
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_ICM232_2 0x1190
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM232_2 0x1191
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_ICM232_4 0x1198
|
||||
#define PCI_DEVICE_ID_ACCESIO_MPCIE_ICM232_4 0x1199
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_ICM_2SM 0x11D0
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM422_4 0x105A
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM485_4 0x105B
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM422_8 0x106A
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM485_8 0x106B
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM232_4 0x1098
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM232_8 0x10A9
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM_4SM 0x10D9
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_COM_8SM 0x10E9
|
||||
#define PCI_DEVICE_ID_ACCESIO_PCIE_ICM_4SM 0x11D8
|
||||
|
||||
|
||||
|
||||
/* Unknown vendors/cards - this should not be in linux/pci_ids.h */
|
||||
#define PCI_SUBDEVICE_ID_UNKNOWN_0x1584 0x1584
|
||||
#define PCI_SUBDEVICE_ID_UNKNOWN_0x1588 0x1588
|
||||
@ -5112,6 +5149,108 @@ static struct pci_device_id serial_pci_tbl[] = {
|
||||
PCI_ANY_ID, PCI_ANY_ID,
|
||||
0,
|
||||
0, pbn_pericom_PI7C9X7958 },
|
||||
/*
|
||||
* ACCES I/O Products quad
|
||||
*/
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM_2SDB,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_COM_2S,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM_4SDB,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_COM_4S,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM232_2DB,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_COM232_2,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM232_4DB,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_COM232_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM_2SMDB,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_COM_2SM,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM_4SMDB,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_COM_4SM,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM485_1,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM422_2,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM485_2,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM422_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM485_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_ICM_2S,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_ICM_4S,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_ICM232_2,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM232_2,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_ICM232_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_MPCIE_ICM232_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_ICM_2SM,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7954 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM422_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM485_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM422_8,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM485_8,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM232_4,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM232_8,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM_4SM,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_COM_8SM,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
{ PCI_VENDOR_ID_ACCESIO, PCI_DEVICE_ID_ACCESIO_PCIE_ICM_4SM,
|
||||
PCI_ANY_ID, PCI_ANY_ID, 0, 0,
|
||||
pbn_pericom_PI7C9X7958 },
|
||||
/*
|
||||
* Topic TP560 Data/Fax/Voice 56k modem (reported by Evan Clarke)
|
||||
*/
|
||||
|
@ -1618,8 +1618,6 @@ static void serial8250_disable_ms(struct uart_port *port)
|
||||
if (up->bugs & UART_BUG_NOMSR)
|
||||
return;
|
||||
|
||||
mctrl_gpio_disable_ms(up->gpios);
|
||||
|
||||
up->ier &= ~UART_IER_MSI;
|
||||
serial_port_out(port, UART_IER, up->ier);
|
||||
}
|
||||
@ -1632,8 +1630,6 @@ static void serial8250_enable_ms(struct uart_port *port)
|
||||
if (up->bugs & UART_BUG_NOMSR)
|
||||
return;
|
||||
|
||||
mctrl_gpio_enable_ms(up->gpios);
|
||||
|
||||
up->ier |= UART_IER_MSI;
|
||||
|
||||
serial8250_rpm_get(up);
|
||||
@ -1917,8 +1913,7 @@ unsigned int serial8250_do_get_mctrl(struct uart_port *port)
|
||||
ret |= TIOCM_DSR;
|
||||
if (status & UART_MSR_CTS)
|
||||
ret |= TIOCM_CTS;
|
||||
|
||||
return mctrl_gpio_get(up->gpios, &ret);
|
||||
return ret;
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(serial8250_do_get_mctrl);
|
||||
|
||||
|
@ -6,7 +6,6 @@
|
||||
config SERIAL_8250
|
||||
tristate "8250/16550 and compatible serial support"
|
||||
select SERIAL_CORE
|
||||
select SERIAL_MCTRL_GPIO if GPIOLIB
|
||||
---help---
|
||||
This selects whether you want to include the driver for the standard
|
||||
serial ports. The standard answer is Y. People who might say N
|
||||
|
@ -111,7 +111,6 @@ struct uart_8250_port {
|
||||
* if no_console_suspend
|
||||
*/
|
||||
unsigned char probe;
|
||||
struct mctrl_gpios *gpios;
|
||||
#define UART_PROBE_RSA (1 << 0)
|
||||
|
||||
/*
|
||||
|
Loading…
Reference in New Issue
Block a user