forked from Minki/linux
Blackfin arch: rename MAX_BLACKFIN_DMA_CHANNEL to MAX_DMA_CHANNELS to match everyone else
Signed-off-by: Mike Frysinger <vapier.adi@gmail.com> Signed-off-by: Bryan Wu <cooloney@kernel.org>
This commit is contained in:
parent
3e706cfcce
commit
211daf9d72
@ -201,6 +201,6 @@ void *dma_memcpy(void *dest, const void *src, size_t count);
|
||||
void *safe_dma_memcpy(void *dest, const void *src, size_t count);
|
||||
|
||||
extern int channel2irq(unsigned int channel);
|
||||
extern struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL];
|
||||
extern struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS];
|
||||
|
||||
#endif
|
||||
|
@ -44,7 +44,7 @@
|
||||
* Global Variables
|
||||
***************************************************************************/
|
||||
|
||||
static struct dma_channel dma_ch[MAX_BLACKFIN_DMA_CHANNEL];
|
||||
static struct dma_channel dma_ch[MAX_DMA_CHANNELS];
|
||||
|
||||
/*------------------------------------------------------------------------------
|
||||
* Set the Buffer Clear bit in the Configuration register of specific DMA
|
||||
@ -63,7 +63,7 @@ static int __init blackfin_dma_init(void)
|
||||
|
||||
printk(KERN_INFO "Blackfin DMA Controller\n");
|
||||
|
||||
for (i = 0; i < MAX_BLACKFIN_DMA_CHANNEL; i++) {
|
||||
for (i = 0; i < MAX_DMA_CHANNELS; i++) {
|
||||
dma_ch[i].chan_status = DMA_CHANNEL_FREE;
|
||||
dma_ch[i].regs = dma_io_base_addr[i];
|
||||
mutex_init(&(dma_ch[i].dmalock));
|
||||
@ -87,7 +87,7 @@ static int proc_dma_show(struct seq_file *m, void *v)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = 0 ; i < MAX_BLACKFIN_DMA_CHANNEL; ++i)
|
||||
for (i = 0 ; i < MAX_DMA_CHANNELS; ++i)
|
||||
if (dma_ch[i].chan_status != DMA_CHANNEL_FREE)
|
||||
seq_printf(m, "%2d: %s\n", i, dma_ch[i].device_id);
|
||||
|
||||
@ -175,7 +175,7 @@ EXPORT_SYMBOL(request_dma);
|
||||
int set_dma_callback(unsigned int channel, dma_interrupt_t callback, void *data)
|
||||
{
|
||||
BUG_ON(!(dma_ch[channel].chan_status != DMA_CHANNEL_FREE
|
||||
&& channel < MAX_BLACKFIN_DMA_CHANNEL));
|
||||
&& channel < MAX_DMA_CHANNELS));
|
||||
|
||||
if (callback != NULL) {
|
||||
int ret_val;
|
||||
@ -200,7 +200,7 @@ void free_dma(unsigned int channel)
|
||||
{
|
||||
pr_debug("freedma() : BEGIN \n");
|
||||
BUG_ON(!(dma_ch[channel].chan_status != DMA_CHANNEL_FREE
|
||||
&& channel < MAX_BLACKFIN_DMA_CHANNEL));
|
||||
&& channel < MAX_DMA_CHANNELS));
|
||||
|
||||
/* Halt the DMA */
|
||||
disable_dma(channel);
|
||||
@ -418,7 +418,7 @@ int blackfin_dma_suspend(void)
|
||||
#ifdef CONFIG_BF561 /* IMDMA channels doesn't have a PERIPHERAL_MAP */
|
||||
for (i = 0; i <= CH_MEM_STREAM3_SRC; i++) {
|
||||
#else
|
||||
for (i = 0; i < MAX_BLACKFIN_DMA_CHANNEL; i++) {
|
||||
for (i = 0; i < MAX_DMA_CHANNELS; i++) {
|
||||
#endif
|
||||
if (dma_ch[i].chan_status == DMA_CHANNEL_ENABLED) {
|
||||
printk(KERN_ERR "DMA Channel %d failed to suspend\n", i);
|
||||
@ -438,7 +438,7 @@ void blackfin_dma_resume(void)
|
||||
#ifdef CONFIG_BF561 /* IMDMA channels doesn't have a PERIPHERAL_MAP */
|
||||
for (i = 0; i <= CH_MEM_STREAM3_SRC; i++)
|
||||
#else
|
||||
for (i = 0; i < MAX_BLACKFIN_DMA_CHANNEL; i++)
|
||||
for (i = 0; i < MAX_DMA_CHANNELS; i++)
|
||||
#endif
|
||||
dma_ch[i].regs->peripheral_map = dma_ch[i].saved_peripheral_map;
|
||||
}
|
||||
|
@ -31,7 +31,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
||||
|
@ -32,7 +32,7 @@
|
||||
#ifndef _MACH_DMA_H_
|
||||
#define _MACH_DMA_H_
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 16
|
||||
#define MAX_DMA_CHANNELS 16
|
||||
|
||||
#define CH_PPI 0 /* PPI receive/transmit */
|
||||
#define CH_EMAC_RX 1 /* Ethernet MAC receive */
|
||||
|
@ -31,7 +31,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
||||
|
@ -32,7 +32,7 @@
|
||||
#ifndef _MACH_DMA_H_
|
||||
#define _MACH_DMA_H_
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 16
|
||||
#define MAX_DMA_CHANNELS 16
|
||||
|
||||
#define CH_PPI 0 /* PPI receive/transmit or NFC */
|
||||
#define CH_EMAC_RX 1 /* Ethernet MAC receive or HOSTDP */
|
||||
|
@ -31,7 +31,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
||||
|
@ -36,7 +36,7 @@
|
||||
#ifndef _MACH_DMA_H_
|
||||
#define _MACH_DMA_H_
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 12
|
||||
#define MAX_DMA_CHANNELS 12
|
||||
|
||||
#define CH_PPI 0
|
||||
#define CH_SPORT0_RX 1
|
||||
|
@ -31,7 +31,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
||||
|
@ -32,7 +32,7 @@
|
||||
#ifndef _MACH_DMA_H_
|
||||
#define _MACH_DMA_H_
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 16
|
||||
#define MAX_DMA_CHANNELS 16
|
||||
|
||||
#define CH_PPI 0
|
||||
#define CH_EMAC_RX 1
|
||||
|
@ -31,7 +31,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
||||
|
@ -60,6 +60,6 @@
|
||||
#define CH_MEM_STREAM3_DEST 26
|
||||
#define CH_MEM_STREAM3_SRC 27
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 28
|
||||
#define MAX_DMA_CHANNELS 28
|
||||
|
||||
#endif
|
||||
|
@ -32,7 +32,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
||||
|
@ -71,6 +71,6 @@
|
||||
#define CH_MEM_STREAM3_DEST 30
|
||||
#define CH_MEM_STREAM3_SRC 31
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 32
|
||||
#define MAX_DMA_CHANNELS 32
|
||||
|
||||
#endif
|
||||
|
@ -31,7 +31,7 @@
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/dma.h>
|
||||
|
||||
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
||||
struct dma_register *dma_io_base_addr[MAX_DMA_CHANNELS] = {
|
||||
(struct dma_register *) DMA1_0_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_1_NEXT_DESC_PTR,
|
||||
(struct dma_register *) DMA1_2_NEXT_DESC_PTR,
|
||||
|
@ -7,7 +7,7 @@
|
||||
#ifndef _MACH_DMA_H_
|
||||
#define _MACH_DMA_H_
|
||||
|
||||
#define MAX_BLACKFIN_DMA_CHANNEL 36
|
||||
#define MAX_DMA_CHANNELS 36
|
||||
|
||||
#define CH_PPI0 0
|
||||
#define CH_PPI (CH_PPI0)
|
||||
|
@ -32,7 +32,7 @@ void init_clocks(void)
|
||||
* For example, any automatic DMAs left by U-Boot for splash screens.
|
||||
*/
|
||||
size_t i;
|
||||
for (i = 0; i < MAX_BLACKFIN_DMA_CHANNEL; ++i) {
|
||||
for (i = 0; i < MAX_DMA_CHANNELS; ++i) {
|
||||
struct dma_register *dma = dma_io_base_addr[i];
|
||||
dma->cfg = 0;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user