arm64: dts: imx8mq-librem5-r3: workaround i2c1 issue with 1GHz cpu voltage
This is a workaround for a hardware bug in the r3 revision that basically would stop the system due to traffic on the i2c1 bus. A cpu voltage change would trigger such traffic and that's what is avoided in order to work around it. Signed-off-by: Martin Kepplinger <martin.kepplinger@puri.sm> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
6a67d8fbee
commit
1773b8d669
@ -10,6 +10,12 @@
|
||||
compatible = "purism,librem5r3", "purism,librem5", "fsl,imx8mq";
|
||||
};
|
||||
|
||||
&a53_opp_table {
|
||||
opp-1000000000 {
|
||||
opp-microvolt = <1000000>;
|
||||
};
|
||||
};
|
||||
|
||||
&accel_gyro {
|
||||
mount-matrix = "1", "0", "0",
|
||||
"0", "1", "0",
|
||||
|
Loading…
Reference in New Issue
Block a user