forked from Minki/linux
drm/amd/amdgpu: Add error messages to UVD PG in DPM
Signed-off-by: Tom St Denis <tom.stdenis@amd.com> Reviewed-by: Rex Zhu <Rex.Zhu@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
fa5d2e0c10
commit
0da31ffce9
@ -2108,29 +2108,58 @@ static void cz_dpm_powergate_uvd(struct amdgpu_device *adev, bool gate)
|
||||
/* disable clockgating so we can properly shut down the block */
|
||||
ret = amdgpu_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_UVD,
|
||||
AMD_CG_STATE_UNGATE);
|
||||
if (ret) {
|
||||
DRM_ERROR("UVD DPM Power Gating failed to set clockgating state\n");
|
||||
return;
|
||||
}
|
||||
|
||||
/* shutdown the UVD block */
|
||||
ret = amdgpu_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_UVD,
|
||||
AMD_PG_STATE_GATE);
|
||||
/* XXX: check for errors */
|
||||
|
||||
if (ret) {
|
||||
DRM_ERROR("UVD DPM Power Gating failed to set powergating state\n");
|
||||
return;
|
||||
}
|
||||
}
|
||||
cz_update_uvd_dpm(adev, gate);
|
||||
if (pi->caps_uvd_pg)
|
||||
if (pi->caps_uvd_pg) {
|
||||
/* power off the UVD block */
|
||||
cz_send_msg_to_smc(adev, PPSMC_MSG_UVDPowerOFF);
|
||||
ret = cz_send_msg_to_smc(adev, PPSMC_MSG_UVDPowerOFF);
|
||||
if (ret) {
|
||||
DRM_ERROR("UVD DPM Power Gating failed to send SMU PowerOFF message\n");
|
||||
return;
|
||||
}
|
||||
}
|
||||
} else {
|
||||
if (pi->caps_uvd_pg) {
|
||||
/* power on the UVD block */
|
||||
if (pi->uvd_dynamic_pg)
|
||||
cz_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_UVDPowerON, 1);
|
||||
ret = cz_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_UVDPowerON, 1);
|
||||
else
|
||||
cz_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_UVDPowerON, 0);
|
||||
ret = cz_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_UVDPowerON, 0);
|
||||
|
||||
if (ret) {
|
||||
DRM_ERROR("UVD DPM Power Gating Failed to send SMU PowerON message\n");
|
||||
return;
|
||||
}
|
||||
|
||||
/* re-init the UVD block */
|
||||
ret = amdgpu_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_UVD,
|
||||
AMD_PG_STATE_UNGATE);
|
||||
|
||||
if (ret) {
|
||||
DRM_ERROR("UVD DPM Power Gating Failed to set powergating state\n");
|
||||
return;
|
||||
}
|
||||
|
||||
/* enable clockgating. hw will dynamically gate/ungate clocks on the fly */
|
||||
ret = amdgpu_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_UVD,
|
||||
AMD_CG_STATE_GATE);
|
||||
/* XXX: check for errors */
|
||||
if (ret) {
|
||||
DRM_ERROR("UVD DPM Power Gating Failed to set clockgating state\n");
|
||||
return;
|
||||
}
|
||||
}
|
||||
cz_update_uvd_dpm(adev, gate);
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user