Staging: iio: use the BIT macro in .h files
This patch replace bit shifting on 1, 2, and 3 with the BIT(x) macro. Issue addressed by checkpatch.pl with --strict flag. This was done with the help of Coccninelle: @r1@ constant int g; @@ ( 0<<g | 1<<g | 2<<g | 3<<g ) @script:python b@ g2 <<r1.g; y; @@ coccinelle.y = int(g2) + 1 @c@ constant int r1.g; identifier b.y; @@ ( -(1 << g) +BIT(g) | -(0 << g) + 0 | -(2 << g) +BIT(y) | -(3 << g) +(BIT(y)| BIT(g)) ) Signed-off-by: Haneen Mohammed <hamohammed.sa@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Haneen Mohammed
Greg Kroah-Hartman
parent
6cf23dfffd
commit
0c76706967
@ -34,24 +34,24 @@
|
||||
#define ADIS16201_GLOB_CMD 0x3E /* Operation, system command register */
|
||||
|
||||
/* MSC_CTRL */
|
||||
#define ADIS16201_MSC_CTRL_SELF_TEST_EN (1 << 8) /* Self-test enable */
|
||||
#define ADIS16201_MSC_CTRL_DATA_RDY_EN (1 << 2) /* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16201_MSC_CTRL_ACTIVE_HIGH (1 << 1) /* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16201_MSC_CTRL_DATA_RDY_DIO1 (1 << 0) /* Data-ready line selection: 1 = DIO1, 0 = DIO0 */
|
||||
#define ADIS16201_MSC_CTRL_SELF_TEST_EN BIT(8) /* Self-test enable */
|
||||
#define ADIS16201_MSC_CTRL_DATA_RDY_EN BIT(2) /* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16201_MSC_CTRL_ACTIVE_HIGH BIT(1) /* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16201_MSC_CTRL_DATA_RDY_DIO1 BIT(0) /* Data-ready line selection: 1 = DIO1, 0 = DIO0 */
|
||||
|
||||
/* DIAG_STAT */
|
||||
#define ADIS16201_DIAG_STAT_ALARM2 (1<<9) /* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16201_DIAG_STAT_ALARM1 (1<<8) /* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16201_DIAG_STAT_ALARM2 BIT(9) /* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16201_DIAG_STAT_ALARM1 BIT(8) /* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16201_DIAG_STAT_SPI_FAIL_BIT 3 /* SPI communications failure */
|
||||
#define ADIS16201_DIAG_STAT_FLASH_UPT_BIT 2 /* Flash update failure */
|
||||
#define ADIS16201_DIAG_STAT_POWER_HIGH_BIT 1 /* Power supply above 3.625 V */
|
||||
#define ADIS16201_DIAG_STAT_POWER_LOW_BIT 0 /* Power supply below 3.15 V */
|
||||
|
||||
/* GLOB_CMD */
|
||||
#define ADIS16201_GLOB_CMD_SW_RESET (1<<7)
|
||||
#define ADIS16201_GLOB_CMD_FACTORY_CAL (1<<1)
|
||||
#define ADIS16201_GLOB_CMD_SW_RESET BIT(7)
|
||||
#define ADIS16201_GLOB_CMD_FACTORY_CAL BIT(1)
|
||||
|
||||
#define ADIS16201_ERROR_ACTIVE (1<<14)
|
||||
#define ADIS16201_ERROR_ACTIVE BIT(14)
|
||||
|
||||
enum adis16201_scan {
|
||||
ADIS16201_SCAN_ACC_X,
|
||||
|
||||
@ -25,16 +25,16 @@
|
||||
#define ADIS16203_GLOB_CMD 0x3E /* Operation, system command register */
|
||||
|
||||
/* MSC_CTRL */
|
||||
#define ADIS16203_MSC_CTRL_PWRUP_SELF_TEST (1 << 10) /* Self-test at power-on: 1 = disabled, 0 = enabled */
|
||||
#define ADIS16203_MSC_CTRL_REVERSE_ROT_EN (1 << 9) /* Reverses rotation of both inclination outputs */
|
||||
#define ADIS16203_MSC_CTRL_SELF_TEST_EN (1 << 8) /* Self-test enable */
|
||||
#define ADIS16203_MSC_CTRL_DATA_RDY_EN (1 << 2) /* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16203_MSC_CTRL_ACTIVE_HIGH (1 << 1) /* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16203_MSC_CTRL_DATA_RDY_DIO1 (1 << 0) /* Data-ready line selection: 1 = DIO1, 0 = DIO0 */
|
||||
#define ADIS16203_MSC_CTRL_PWRUP_SELF_TEST BIT(10) /* Self-test at power-on: 1 = disabled, 0 = enabled */
|
||||
#define ADIS16203_MSC_CTRL_REVERSE_ROT_EN BIT(9) /* Reverses rotation of both inclination outputs */
|
||||
#define ADIS16203_MSC_CTRL_SELF_TEST_EN BIT(8) /* Self-test enable */
|
||||
#define ADIS16203_MSC_CTRL_DATA_RDY_EN BIT(2) /* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16203_MSC_CTRL_ACTIVE_HIGH BIT(1) /* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16203_MSC_CTRL_DATA_RDY_DIO1 BIT(0) /* Data-ready line selection: 1 = DIO1, 0 = DIO0 */
|
||||
|
||||
/* DIAG_STAT */
|
||||
#define ADIS16203_DIAG_STAT_ALARM2 (1<<9) /* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16203_DIAG_STAT_ALARM1 (1<<8) /* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16203_DIAG_STAT_ALARM2 BIT(9) /* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16203_DIAG_STAT_ALARM1 BIT(8) /* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16203_DIAG_STAT_SELFTEST_FAIL_BIT 5 /* Self-test diagnostic error flag */
|
||||
#define ADIS16203_DIAG_STAT_SPI_FAIL_BIT 3 /* SPI communications failure */
|
||||
#define ADIS16203_DIAG_STAT_FLASH_UPT_BIT 2 /* Flash update failure */
|
||||
@ -42,11 +42,11 @@
|
||||
#define ADIS16203_DIAG_STAT_POWER_LOW_BIT 0 /* Power supply below 3.15 V */
|
||||
|
||||
/* GLOB_CMD */
|
||||
#define ADIS16203_GLOB_CMD_SW_RESET (1<<7)
|
||||
#define ADIS16203_GLOB_CMD_CLEAR_STAT (1<<4)
|
||||
#define ADIS16203_GLOB_CMD_FACTORY_CAL (1<<1)
|
||||
#define ADIS16203_GLOB_CMD_SW_RESET BIT(7)
|
||||
#define ADIS16203_GLOB_CMD_CLEAR_STAT BIT(4)
|
||||
#define ADIS16203_GLOB_CMD_FACTORY_CAL BIT(1)
|
||||
|
||||
#define ADIS16203_ERROR_ACTIVE (1<<14)
|
||||
#define ADIS16203_ERROR_ACTIVE BIT(14)
|
||||
|
||||
enum adis16203_scan {
|
||||
ADIS16203_SCAN_INCLI_X,
|
||||
|
||||
@ -33,15 +33,15 @@
|
||||
#define ADIS16204_GLOB_CMD 0x3E /* Operation, system command register */
|
||||
|
||||
/* MSC_CTRL */
|
||||
#define ADIS16204_MSC_CTRL_PWRUP_SELF_TEST (1 << 10) /* Self-test at power-on: 1 = disabled, 0 = enabled */
|
||||
#define ADIS16204_MSC_CTRL_SELF_TEST_EN (1 << 8) /* Self-test enable */
|
||||
#define ADIS16204_MSC_CTRL_DATA_RDY_EN (1 << 2) /* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16204_MSC_CTRL_ACTIVE_HIGH (1 << 1) /* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16204_MSC_CTRL_DATA_RDY_DIO2 (1 << 0) /* Data-ready line selection: 1 = DIO2, 0 = DIO1 */
|
||||
#define ADIS16204_MSC_CTRL_PWRUP_SELF_TEST BIT(10) /* Self-test at power-on: 1 = disabled, 0 = enabled */
|
||||
#define ADIS16204_MSC_CTRL_SELF_TEST_EN BIT(8) /* Self-test enable */
|
||||
#define ADIS16204_MSC_CTRL_DATA_RDY_EN BIT(2) /* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16204_MSC_CTRL_ACTIVE_HIGH BIT(1) /* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16204_MSC_CTRL_DATA_RDY_DIO2 BIT(0) /* Data-ready line selection: 1 = DIO2, 0 = DIO1 */
|
||||
|
||||
/* DIAG_STAT */
|
||||
#define ADIS16204_DIAG_STAT_ALARM2 (1<<9) /* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16204_DIAG_STAT_ALARM1 (1<<8) /* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16204_DIAG_STAT_ALARM2 BIT(9) /* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16204_DIAG_STAT_ALARM1 BIT(8) /* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16204_DIAG_STAT_SELFTEST_FAIL_BIT 5 /* Self-test diagnostic error flag: 1 = error condition,
|
||||
0 = normal operation */
|
||||
#define ADIS16204_DIAG_STAT_SPI_FAIL_BIT 3 /* SPI communications failure */
|
||||
@ -50,11 +50,11 @@
|
||||
#define ADIS16204_DIAG_STAT_POWER_LOW_BIT 0 /* Power supply below 2.975 V */
|
||||
|
||||
/* GLOB_CMD */
|
||||
#define ADIS16204_GLOB_CMD_SW_RESET (1<<7)
|
||||
#define ADIS16204_GLOB_CMD_CLEAR_STAT (1<<4)
|
||||
#define ADIS16204_GLOB_CMD_FACTORY_CAL (1<<1)
|
||||
#define ADIS16204_GLOB_CMD_SW_RESET BIT(7)
|
||||
#define ADIS16204_GLOB_CMD_CLEAR_STAT BIT(4)
|
||||
#define ADIS16204_GLOB_CMD_FACTORY_CAL BIT(1)
|
||||
|
||||
#define ADIS16204_ERROR_ACTIVE (1<<14)
|
||||
#define ADIS16204_ERROR_ACTIVE BIT(14)
|
||||
|
||||
enum adis16204_scan {
|
||||
ADIS16204_SCAN_ACC_X,
|
||||
|
||||
@ -60,21 +60,21 @@
|
||||
|
||||
/* MSC_CTRL */
|
||||
/* Self-test at power-on: 1 = disabled, 0 = enabled */
|
||||
#define ADIS16209_MSC_CTRL_PWRUP_SELF_TEST (1 << 10)
|
||||
#define ADIS16209_MSC_CTRL_PWRUP_SELF_TEST BIT(10)
|
||||
/* Self-test enable */
|
||||
#define ADIS16209_MSC_CTRL_SELF_TEST_EN (1 << 8)
|
||||
#define ADIS16209_MSC_CTRL_SELF_TEST_EN BIT(8)
|
||||
/* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16209_MSC_CTRL_DATA_RDY_EN (1 << 2)
|
||||
#define ADIS16209_MSC_CTRL_DATA_RDY_EN BIT(2)
|
||||
/* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16209_MSC_CTRL_ACTIVE_HIGH (1 << 1)
|
||||
#define ADIS16209_MSC_CTRL_ACTIVE_HIGH BIT(1)
|
||||
/* Data-ready line selection: 1 = DIO2, 0 = DIO1 */
|
||||
#define ADIS16209_MSC_CTRL_DATA_RDY_DIO2 (1 << 0)
|
||||
#define ADIS16209_MSC_CTRL_DATA_RDY_DIO2 BIT(0)
|
||||
|
||||
/* DIAG_STAT */
|
||||
/* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16209_DIAG_STAT_ALARM2 (1<<9)
|
||||
#define ADIS16209_DIAG_STAT_ALARM2 BIT(9)
|
||||
/* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16209_DIAG_STAT_ALARM1 (1<<8)
|
||||
#define ADIS16209_DIAG_STAT_ALARM1 BIT(8)
|
||||
/* Self-test diagnostic error flag: 1 = error condition, 0 = normal operation */
|
||||
#define ADIS16209_DIAG_STAT_SELFTEST_FAIL_BIT 5
|
||||
/* SPI communications failure */
|
||||
@ -87,11 +87,11 @@
|
||||
#define ADIS16209_DIAG_STAT_POWER_LOW_BIT 0
|
||||
|
||||
/* GLOB_CMD */
|
||||
#define ADIS16209_GLOB_CMD_SW_RESET (1<<7)
|
||||
#define ADIS16209_GLOB_CMD_CLEAR_STAT (1<<4)
|
||||
#define ADIS16209_GLOB_CMD_FACTORY_CAL (1<<1)
|
||||
#define ADIS16209_GLOB_CMD_SW_RESET BIT(7)
|
||||
#define ADIS16209_GLOB_CMD_CLEAR_STAT BIT(4)
|
||||
#define ADIS16209_GLOB_CMD_FACTORY_CAL BIT(1)
|
||||
|
||||
#define ADIS16209_ERROR_ACTIVE (1<<14)
|
||||
#define ADIS16209_ERROR_ACTIVE BIT(14)
|
||||
|
||||
#define ADIS16209_SCAN_SUPPLY 0
|
||||
#define ADIS16209_SCAN_ACC_X 1
|
||||
|
||||
@ -71,35 +71,35 @@
|
||||
#define ADIS16220_CAPTURE_SIZE 2048
|
||||
|
||||
/* MSC_CTRL */
|
||||
#define ADIS16220_MSC_CTRL_SELF_TEST_EN (1 << 8)
|
||||
#define ADIS16220_MSC_CTRL_POWER_SUP_COM_AIN1 (1 << 1)
|
||||
#define ADIS16220_MSC_CTRL_POWER_SUP_COM_AIN2 (1 << 0)
|
||||
#define ADIS16220_MSC_CTRL_SELF_TEST_EN BIT(8)
|
||||
#define ADIS16220_MSC_CTRL_POWER_SUP_COM_AIN1 BIT(1)
|
||||
#define ADIS16220_MSC_CTRL_POWER_SUP_COM_AIN2 BIT(0)
|
||||
|
||||
/* DIO_CTRL */
|
||||
#define ADIS16220_MSC_CTRL_DIO2_BUSY_IND (3<<4)
|
||||
#define ADIS16220_MSC_CTRL_DIO1_BUSY_IND (3<<2)
|
||||
#define ADIS16220_MSC_CTRL_DIO2_ACT_HIGH (1<<1)
|
||||
#define ADIS16220_MSC_CTRL_DIO1_ACT_HIGH (1<<0)
|
||||
#define ADIS16220_MSC_CTRL_DIO2_BUSY_IND (BIT(5) | BIT(4))
|
||||
#define ADIS16220_MSC_CTRL_DIO1_BUSY_IND (BIT(3) | BIT(2))
|
||||
#define ADIS16220_MSC_CTRL_DIO2_ACT_HIGH BIT(1)
|
||||
#define ADIS16220_MSC_CTRL_DIO1_ACT_HIGH BIT(0)
|
||||
|
||||
/* DIAG_STAT */
|
||||
/* AIN2 sample > ALM_MAG2 */
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAG2 (1<<14)
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAG2 BIT(14)
|
||||
/* AIN1 sample > ALM_MAG1 */
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAG1 (1<<13)
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAG1 BIT(13)
|
||||
/* Acceleration sample > ALM_MAGA */
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAGA (1<<12)
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAGA BIT(12)
|
||||
/* Error condition programmed into ALM_MAGS[11:0] and ALM_CTRL[5:4] is true */
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAGS (1<<11)
|
||||
#define ADIS16220_DIAG_STAT_ALM_MAGS BIT(11)
|
||||
/* |Peak value in AIN2 data capture| > ALM_MAG2 */
|
||||
#define ADIS16220_DIAG_STAT_PEAK_AIN2 (1<<10)
|
||||
#define ADIS16220_DIAG_STAT_PEAK_AIN2 BIT(10)
|
||||
/* |Peak value in AIN1 data capture| > ALM_MAG1 */
|
||||
#define ADIS16220_DIAG_STAT_PEAK_AIN1 (1<<9)
|
||||
#define ADIS16220_DIAG_STAT_PEAK_AIN1 BIT(9)
|
||||
/* |Peak value in acceleration data capture| > ALM_MAGA */
|
||||
#define ADIS16220_DIAG_STAT_PEAK_ACCEL (1<<8)
|
||||
#define ADIS16220_DIAG_STAT_PEAK_ACCEL BIT(8)
|
||||
/* Data ready, capture complete */
|
||||
#define ADIS16220_DIAG_STAT_DATA_RDY (1<<7)
|
||||
#define ADIS16220_DIAG_STAT_FLASH_CHK (1<<6)
|
||||
#define ADIS16220_DIAG_STAT_SELF_TEST (1<<5)
|
||||
#define ADIS16220_DIAG_STAT_DATA_RDY BIT(7)
|
||||
#define ADIS16220_DIAG_STAT_FLASH_CHK BIT(6)
|
||||
#define ADIS16220_DIAG_STAT_SELF_TEST BIT(5)
|
||||
/* Capture period violation/interruption */
|
||||
#define ADIS16220_DIAG_STAT_VIOLATION_BIT 4
|
||||
/* SPI communications failure */
|
||||
@ -112,9 +112,9 @@
|
||||
#define ADIS16220_DIAG_STAT_POWER_LOW_BIT 0
|
||||
|
||||
/* GLOB_CMD */
|
||||
#define ADIS16220_GLOB_CMD_SW_RESET (1<<7)
|
||||
#define ADIS16220_GLOB_CMD_SELF_TEST (1<<2)
|
||||
#define ADIS16220_GLOB_CMD_PWR_DOWN (1<<1)
|
||||
#define ADIS16220_GLOB_CMD_SW_RESET BIT(7)
|
||||
#define ADIS16220_GLOB_CMD_SELF_TEST BIT(2)
|
||||
#define ADIS16220_GLOB_CMD_PWR_DOWN BIT(1)
|
||||
|
||||
#define ADIS16220_MAX_TX 2048
|
||||
#define ADIS16220_MAX_RX 2048
|
||||
|
||||
@ -74,31 +74,31 @@
|
||||
|
||||
/* MSC_CTRL */
|
||||
/* Enables sum-of-squares output (XYZPEAK_OUT) */
|
||||
#define ADIS16240_MSC_CTRL_XYZPEAK_OUT_EN (1 << 15)
|
||||
#define ADIS16240_MSC_CTRL_XYZPEAK_OUT_EN BIT(15)
|
||||
/* Enables peak tracking output (XPEAK_OUT, YPEAK_OUT, and ZPEAK_OUT) */
|
||||
#define ADIS16240_MSC_CTRL_X_Y_ZPEAK_OUT_EN (1 << 14)
|
||||
#define ADIS16240_MSC_CTRL_X_Y_ZPEAK_OUT_EN BIT(14)
|
||||
/* Self-test enable: 1 = apply electrostatic force, 0 = disabled */
|
||||
#define ADIS16240_MSC_CTRL_SELF_TEST_EN (1 << 8)
|
||||
#define ADIS16240_MSC_CTRL_SELF_TEST_EN BIT(8)
|
||||
/* Data-ready enable: 1 = enabled, 0 = disabled */
|
||||
#define ADIS16240_MSC_CTRL_DATA_RDY_EN (1 << 2)
|
||||
#define ADIS16240_MSC_CTRL_DATA_RDY_EN BIT(2)
|
||||
/* Data-ready polarity: 1 = active high, 0 = active low */
|
||||
#define ADIS16240_MSC_CTRL_ACTIVE_HIGH (1 << 1)
|
||||
#define ADIS16240_MSC_CTRL_ACTIVE_HIGH BIT(1)
|
||||
/* Data-ready line selection: 1 = DIO2, 0 = DIO1 */
|
||||
#define ADIS16240_MSC_CTRL_DATA_RDY_DIO2 (1 << 0)
|
||||
#define ADIS16240_MSC_CTRL_DATA_RDY_DIO2 BIT(0)
|
||||
|
||||
/* DIAG_STAT */
|
||||
/* Alarm 2 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16240_DIAG_STAT_ALARM2 (1<<9)
|
||||
#define ADIS16240_DIAG_STAT_ALARM2 BIT(9)
|
||||
/* Alarm 1 status: 1 = alarm active, 0 = alarm inactive */
|
||||
#define ADIS16240_DIAG_STAT_ALARM1 (1<<8)
|
||||
#define ADIS16240_DIAG_STAT_ALARM1 BIT(8)
|
||||
/* Capture buffer full: 1 = capture buffer is full */
|
||||
#define ADIS16240_DIAG_STAT_CPT_BUF_FUL (1<<7)
|
||||
#define ADIS16240_DIAG_STAT_CPT_BUF_FUL BIT(7)
|
||||
/* Flash test, checksum flag: 1 = mismatch, 0 = match */
|
||||
#define ADIS16240_DIAG_STAT_CHKSUM (1<<6)
|
||||
#define ADIS16240_DIAG_STAT_CHKSUM BIT(6)
|
||||
/* Power-on, self-test flag: 1 = failure, 0 = pass */
|
||||
#define ADIS16240_DIAG_STAT_PWRON_FAIL_BIT 5
|
||||
/* Power-on self-test: 1 = in-progress, 0 = complete */
|
||||
#define ADIS16240_DIAG_STAT_PWRON_BUSY (1<<4)
|
||||
#define ADIS16240_DIAG_STAT_PWRON_BUSY BIT(4)
|
||||
/* SPI communications failure */
|
||||
#define ADIS16240_DIAG_STAT_SPI_FAIL_BIT 3
|
||||
/* Flash update failure */
|
||||
@ -109,11 +109,11 @@
|
||||
#define ADIS16240_DIAG_STAT_POWER_LOW_BIT 0
|
||||
|
||||
/* GLOB_CMD */
|
||||
#define ADIS16240_GLOB_CMD_RESUME (1<<8)
|
||||
#define ADIS16240_GLOB_CMD_SW_RESET (1<<7)
|
||||
#define ADIS16240_GLOB_CMD_STANDBY (1<<2)
|
||||
#define ADIS16240_GLOB_CMD_RESUME BIT(8)
|
||||
#define ADIS16240_GLOB_CMD_SW_RESET BIT(7)
|
||||
#define ADIS16240_GLOB_CMD_STANDBY BIT(2)
|
||||
|
||||
#define ADIS16240_ERROR_ACTIVE (1<<14)
|
||||
#define ADIS16240_ERROR_ACTIVE BIT(14)
|
||||
|
||||
/* At the moment triggers are only used for ring buffer
|
||||
* filling. This may change!
|
||||
|
||||
@ -23,10 +23,10 @@
|
||||
#define AD7280A_CONV_AVG_4 2
|
||||
#define AD7280A_CONV_AVG_8 3
|
||||
|
||||
#define AD7280A_ALERT_REMOVE_VIN5 (1 << 2)
|
||||
#define AD7280A_ALERT_REMOVE_VIN4_VIN5 (2 << 2)
|
||||
#define AD7280A_ALERT_REMOVE_AUX5 (1 << 0)
|
||||
#define AD7280A_ALERT_REMOVE_AUX4_AUX5 (2 << 0)
|
||||
#define AD7280A_ALERT_REMOVE_VIN5 BIT(2)
|
||||
#define AD7280A_ALERT_REMOVE_VIN4_VIN5 BIT(3)
|
||||
#define AD7280A_ALERT_REMOVE_AUX5 BIT(0)
|
||||
#define AD7280A_ALERT_REMOVE_AUX4_AUX5 BIT(1)
|
||||
|
||||
struct ad7280_platform_data {
|
||||
unsigned acquisition_time;
|
||||
|
||||
Loading…
Reference in New Issue
Block a user