leandrof/linux
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

staging: vt6655: rf.c: Remove author comments

Browse Source 
Moving names to file header comment

Signed-off-by: Malcolm Priestley <tvboxspy@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Malcolm Priestley 2014-11-12 21:11:13 +00:00 committed by Greg Kroah-Hartman
parent ac3e134af2
commit 0a5ea1e352
1 changed files with 3 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
drivers/staging/vt6655/rf.c
View File

@ -29,6 +29,8 @@
* IFRFbWriteEmbedded - Embedded write RF register via MAC * IFRFbWriteEmbedded - Embedded write RF register via MAC
* *
* Revision History: * Revision History:
* RobertYu 2005
* chester 2008
* *
*/ */
@ -172,7 +174,6 @@ static unsigned long dwAL2230PowerTable[AL2230_PWR_IDX_LEN] = {
0x0407F900+(BY_AL2230_REG_LEN<<3)+IFREGCTL_REGW 0x0407F900+(BY_AL2230_REG_LEN<<3)+IFREGCTL_REGW
}; };
//{{ RobertYu:20050104
// 40MHz reference frequency // 40MHz reference frequency
// Need to Pull PLLON(PE3) low when writing channel registers through 3-wire. // Need to Pull PLLON(PE3) low when writing channel registers through 3-wire.
static const unsigned long dwAL7230InitTable[CB_AL7230_INIT_SEQ] = { static const unsigned long dwAL7230InitTable[CB_AL7230_INIT_SEQ] = {
@ -408,7 +409,6 @@ static const unsigned long dwAL7230ChannelTable2[CB_MAX_CHANNEL] = {
0x77D78400+(BY_AL7230_REG_LEN<<3)+IFREGCTL_REGW, // channel = 161, Tf = 5805MHz (55) 0x77D78400+(BY_AL7230_REG_LEN<<3)+IFREGCTL_REGW, // channel = 161, Tf = 5805MHz (55)
0x77D78400+(BY_AL7230_REG_LEN<<3)+IFREGCTL_REGW // channel = 165, Tf = 5825MHz (56) 0x77D78400+(BY_AL7230_REG_LEN<<3)+IFREGCTL_REGW // channel = 165, Tf = 5825MHz (56)
}; };
//}} RobertYu
/*--------------------- Static Functions --------------------------*/ /*--------------------- Static Functions --------------------------*/
@ -511,7 +511,6 @@ static bool s_bAL7230SelectChannel(struct vnt_private *priv, unsigned char byCha
* *
*/ */
//{{ RobertYu: 20041210
/* /*
* Description: UW2452 IFRF chip init function * Description: UW2452 IFRF chip init function
* *
@ -525,9 +524,6 @@ static bool s_bAL7230SelectChannel(struct vnt_private *priv, unsigned char byCha
* *
*/ */
//}} RobertYu
////////////////////////////////////////////////////////////////////////////////
/* /*
* Description: VT3226 IFRF chip init function * Description: VT3226 IFRF chip init function
* *
@ -645,18 +641,15 @@ static bool RFbAL2230Init(struct vnt_private *priv)
MACvWordRegBitsOn(dwIoBase, MAC_REG_SOFTPWRCTL, (SOFTPWRCTL_SWPECTI | MACvWordRegBitsOn(dwIoBase, MAC_REG_SOFTPWRCTL, (SOFTPWRCTL_SWPECTI |
SOFTPWRCTL_TXPEINV)); SOFTPWRCTL_TXPEINV));
//2008-8-21 chester <add>
// PLL Off // PLL Off
MACvWordRegBitsOff(dwIoBase, MAC_REG_SOFTPWRCTL, SOFTPWRCTL_SWPE3); MACvWordRegBitsOff(dwIoBase, MAC_REG_SOFTPWRCTL, SOFTPWRCTL_SWPE3);
//patch abnormal AL2230 frequency output //patch abnormal AL2230 frequency output
//2008-8-21 chester <add>
IFRFbWriteEmbedded(priv, (0x07168700+(BY_AL2230_REG_LEN<<3)+IFREGCTL_REGW)); IFRFbWriteEmbedded(priv, (0x07168700+(BY_AL2230_REG_LEN<<3)+IFREGCTL_REGW));
for (ii = 0; ii < CB_AL2230_INIT_SEQ; ii++) for (ii = 0; ii < CB_AL2230_INIT_SEQ; ii++)
bResult &= IFRFbWriteEmbedded(priv, dwAL2230InitTable[ii]); bResult &= IFRFbWriteEmbedded(priv, dwAL2230InitTable[ii]);
//2008-8-21 chester <add>
MACvTimer0MicroSDelay(dwIoBase, 30); //delay 30 us MACvTimer0MicroSDelay(dwIoBase, 30); //delay 30 us
// PLL On // PLL On
@ -856,7 +849,6 @@ bool RFvWriteWakeProgSyn(struct vnt_private *priv, unsigned char byRFType, unsig
MACvSetMISCFifo(dwIoBase, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230ChannelTable1[uChannel-1]); MACvSetMISCFifo(dwIoBase, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230ChannelTable1[uChannel-1]);
break; break;
//{{ RobertYu: 20050104
// Need to check, PLLON need to be low for channel setting // Need to check, PLLON need to be low for channel setting
case RF_AIROHA7230: case RF_AIROHA7230:
byInitCount = CB_AL7230_INIT_SEQ + 3; // Init Reg + Channel Reg (3) byInitCount = CB_AL7230_INIT_SEQ + 3; // Init Reg + Channel Reg (3)
@ -878,7 +870,6 @@ bool RFvWriteWakeProgSyn(struct vnt_private *priv, unsigned char byRFType, unsig
ii++; ii++;
MACvSetMISCFifo(dwIoBase, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable2[uChannel-1]); MACvSetMISCFifo(dwIoBase, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable2[uChannel-1]);
break; break;
//}} RobertYu
case RF_NOTHING: case RF_NOTHING:
return true; return true;
@ -1064,7 +1055,7 @@ RFvRSSITodBm(
switch (priv->byRFType) { switch (priv->byRFType) {
case RF_AIROHA: case RF_AIROHA:
case RF_AL2230S: case RF_AL2230S:
case RF_AIROHA7230: //RobertYu: 20040104 case RF_AIROHA7230:
a = abyAIROHARF[byIdx]; a = abyAIROHARF[byIdx];
break; break;
default: default:
@ -1074,9 +1065,6 @@ RFvRSSITodBm(
*pldBm = -1 * (a + b * 2); *pldBm = -1 * (a + b * 2);
} }
////////////////////////////////////////////////////////////////////////////////
//{{ RobertYu: 20050104
// Post processing for the 11b/g and 11a. // Post processing for the 11b/g and 11a.
// for save time on changing Reg2,3,5,7,10,12,15 // for save time on changing Reg2,3,5,7,10,12,15
bool RFbAL7230SelectChannelPostProcess(struct vnt_private *priv, bool RFbAL7230SelectChannelPostProcess(struct vnt_private *priv,
@ -1112,6 +1100,3 @@ bool RFbAL7230SelectChannelPostProcess(struct vnt_private *priv,
return bResult; return bResult;
} }
//}} RobertYu
////////////////////////////////////////////////////////////////////////////////