leandrof/linux
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

usb: dwc3: exynos: Add support for Exynos5422 suspend clk

Browse Source 
Exynos5422 DWC3 module support two clk USBD300 and SCLK_USBD300
so add missing code to enable/disable code and suspend clk, for this
add a new compatible samsung,exynos5420-dwusb3 to help configure
dwc3 code and dwc3 suspend clock. Suspend clock controls the PHY power
change from P0 to P1/P2/P3 during U0 to U1/U2/U3 transition.

Signed-off-by: Anand Moon <linux.amoon@gmail.com>
Signed-off-by: Felipe Balbi <balbi@kernel.org>
This commit is contained in:
Anand Moon 2020-03-10 19:48:53 +00:00 committed by Felipe Balbi
parent 238d760216
commit 07f6842341
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
drivers/usb/dwc3/dwc3-exynos.c
View File

@ -162,6 +162,12 @@ static const struct dwc3_exynos_driverdata exynos5250_drvdata = {
.suspend_clk_idx = -1, .suspend_clk_idx = -1,
}; };
static const struct dwc3_exynos_driverdata exynos5420_drvdata = {
.clk_names = { "usbdrd30", "usbdrd30_susp_clk"},
.num_clks = 2,
.suspend_clk_idx = 1,
};
static const struct dwc3_exynos_driverdata exynos5433_drvdata = { static const struct dwc3_exynos_driverdata exynos5433_drvdata = {
.clk_names = { "aclk", "susp_clk", "pipe_pclk", "phyclk" }, .clk_names = { "aclk", "susp_clk", "pipe_pclk", "phyclk" },
.num_clks = 4, .num_clks = 4,
@ -178,6 +184,9 @@ static const struct of_device_id exynos_dwc3_match[] = {
{ {
.compatible = "samsung,exynos5250-dwusb3", .compatible = "samsung,exynos5250-dwusb3",
.data = &exynos5250_drvdata, .data = &exynos5250_drvdata,
}, {
.compatible = "samsung,exynos5420-dwusb3",
.data = &exynos5420_drvdata,
}, { }, {
.compatible = "samsung,exynos5433-dwusb3", .compatible = "samsung,exynos5433-dwusb3",
.data = &exynos5433_drvdata, .data = &exynos5433_drvdata,