2012-07-25 15:56:48 +00:00
|
|
|
/* The pxa3xx skeleton simply augments the 2xx version */
|
2014-07-30 20:51:03 +00:00
|
|
|
#include "pxa2xx.dtsi"
|
|
|
|
#include "dt-bindings/clock/pxa2xx-clock.h"
|
2012-07-25 15:56:48 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Marvell PXA27x familiy SoC";
|
|
|
|
compatible = "marvell,pxa27x";
|
|
|
|
|
|
|
|
pxabus {
|
|
|
|
pxairq: interrupt-controller@40d00000 {
|
|
|
|
marvell,intc-priority;
|
|
|
|
marvell,intc-nr-irqs = <34>;
|
|
|
|
};
|
2013-09-21 19:19:34 +00:00
|
|
|
|
|
|
|
pwm0: pwm@40b00000 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40b00000 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm1: pwm@40b00010 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40b00010 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm2: pwm@40c00000 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40c00000 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm3: pwm@40c00010 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40c00010 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
|
|
|
};
|
2015-02-07 12:26:09 +00:00
|
|
|
|
|
|
|
pwri2c: i2c@40f000180 {
|
|
|
|
compatible = "mrvl,pxa-i2c";
|
|
|
|
reg = <0x40f00180 0x24>;
|
|
|
|
interrupts = <6>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-07-25 15:56:48 +00:00
|
|
|
};
|
2014-07-30 20:51:03 +00:00
|
|
|
|
|
|
|
clocks {
|
|
|
|
/*
|
|
|
|
* The muxing of external clocks/internal dividers for osc* clock
|
|
|
|
* sources has been hidden under the carpet by now.
|
|
|
|
*/
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
pxa2xx_clks: pxa2xx_clks@41300004 {
|
|
|
|
compatible = "marvell,pxa-clocks";
|
|
|
|
#clock-cells = <1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-07-25 15:56:48 +00:00
|
|
|
};
|