linux/drivers/gpu/drm/tegra/vic.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2015, NVIDIA Corporation.
 */

#ifndef TEGRA_VIC_H
#define TEGRA_VIC_H

/* VIC methods */

#define VIC_SET_APPLICATION_ID			0x00000200
#define VIC_SET_FCE_UCODE_SIZE			0x0000071C
#define VIC_SET_FCE_UCODE_OFFSET		0x0000072C

/* VIC registers */

#define VIC_THI_STREAMID0	0x00000030
#define VIC_THI_STREAMID1	0x00000034

#define NV_PVIC_MISC_PRI_VIC_CG			0x000016d0
#define CG_IDLE_CG_DLY_CNT(val)			((val & 0x3f) << 0)
#define CG_IDLE_CG_EN				(1 << 6)
#define CG_WAKEUP_DLY_CNT(val)			((val & 0xf) << 16)

#define VIC_TFBIF_TRANSCFG	0x00002044
#define  TRANSCFG_ATT(i, v)	(((v) & 0x3) << (i * 4))
#define  TRANSCFG_SID_HW	0
#define  TRANSCFG_SID_PHY	1
#define  TRANSCFG_SID_FALCON	2

/* Firmware offsets */

#define VIC_UCODE_FCE_HEADER_OFFSET		(6*4)
#define VIC_UCODE_FCE_DATA_OFFSET		(7*4)
#define FCE_UCODE_SIZE_OFFSET			(2*4)

#endif /* TEGRA_VIC_H */
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> 2019-06-04 08:11:33 +00:00			`/* SPDX-License-Identifier: GPL-2.0-only */`
drm/tegra: Add VIC support This patch adds support for Video Image Compositor engine which can be used for 2d operations. Signed-off-by: Andrew Chew <achew@nvidia.com> Signed-off-by: Arto Merilainen <amerilainen@nvidia.com> Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com> 2016-12-14 11:16:13 +00:00			`/*`
			`* Copyright (c) 2015, NVIDIA Corporation.`
			`*/`

			`#ifndef TEGRA_VIC_H`
			`#define TEGRA_VIC_H`

			`/* VIC methods */`

			`#define VIC_SET_APPLICATION_ID 0x00000200`
			`#define VIC_SET_FCE_UCODE_SIZE 0x0000071C`
			`#define VIC_SET_FCE_UCODE_OFFSET 0x0000072C`

			`/* VIC registers */`

drm/tegra: vic: Support stream ID register programming The version of VIC found in Tegra186 and later incorporates improvements with regards to context isolation. As part of those improvements, stream ID registers were added that allow to specify separate stream IDs for the Falcon microcontroller and the VIC memory interface. While it is possible to also set the stream ID dynamically at runtime to allow userspace contexts to be completely separated, this commit doesn't implement that yet. Instead, the static VIC stream ID is programmed when the Falcon is booted. This ensures that memory accesses by the Falcon or the VIC are properly translated via the SMMU. Signed-off-by: Thierry Reding <treding@nvidia.com> 2019-02-01 13:28:36 +00:00			`#define VIC_THI_STREAMID0 0x00000030`
			`#define VIC_THI_STREAMID1 0x00000034`

drm/tegra: Add VIC support This patch adds support for Video Image Compositor engine which can be used for 2d operations. Signed-off-by: Andrew Chew <achew@nvidia.com> Signed-off-by: Arto Merilainen <amerilainen@nvidia.com> Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com> 2016-12-14 11:16:13 +00:00			`#define NV_PVIC_MISC_PRI_VIC_CG 0x000016d0`
			`#define CG_IDLE_CG_DLY_CNT(val) ((val & 0x3f) << 0)`
			`#define CG_IDLE_CG_EN (1 << 6)`
			`#define CG_WAKEUP_DLY_CNT(val) ((val & 0xf) << 16)`

drm/tegra: vic: Support stream ID register programming The version of VIC found in Tegra186 and later incorporates improvements with regards to context isolation. As part of those improvements, stream ID registers were added that allow to specify separate stream IDs for the Falcon microcontroller and the VIC memory interface. While it is possible to also set the stream ID dynamically at runtime to allow userspace contexts to be completely separated, this commit doesn't implement that yet. Instead, the static VIC stream ID is programmed when the Falcon is booted. This ensures that memory accesses by the Falcon or the VIC are properly translated via the SMMU. Signed-off-by: Thierry Reding <treding@nvidia.com> 2019-02-01 13:28:36 +00:00			`#define VIC_TFBIF_TRANSCFG 0x00002044`
			`#define TRANSCFG_ATT(i, v) (((v) & 0x3) << (i * 4))`
			`#define TRANSCFG_SID_HW 0`
			`#define TRANSCFG_SID_PHY 1`
			`#define TRANSCFG_SID_FALCON 2`

drm/tegra: Add VIC support This patch adds support for Video Image Compositor engine which can be used for 2d operations. Signed-off-by: Andrew Chew <achew@nvidia.com> Signed-off-by: Arto Merilainen <amerilainen@nvidia.com> Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com> 2016-12-14 11:16:13 +00:00			`/* Firmware offsets */`

			`#define VIC_UCODE_FCE_HEADER_OFFSET (6*4)`
			`#define VIC_UCODE_FCE_DATA_OFFSET (7*4)`
			`#define FCE_UCODE_SIZE_OFFSET (2*4)`

			`#endif /* TEGRA_VIC_H */`