2019-05-27 06:55:01 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2005-09-26 06:04:21 +00:00
|
|
|
/*
|
|
|
|
* PowerPC version
|
|
|
|
* Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
|
|
|
|
*
|
|
|
|
* Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)
|
|
|
|
* and Cort Dougan (PReP) (cort@cs.nmt.edu)
|
|
|
|
* Copyright (C) 1996 Paul Mackerras
|
|
|
|
*
|
|
|
|
* Derived from "arch/i386/mm/init.c"
|
|
|
|
* Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
|
|
|
|
*
|
|
|
|
* Dave Engebretsen <engebret@us.ibm.com>
|
|
|
|
* Rework for PPC64 port.
|
|
|
|
*/
|
|
|
|
|
[POWERPC] vmemmap fixes to use smaller pages
This changes vmemmap to use a different region (region 0xf) of the
address space, and to configure the page size of that region
dynamically at boot.
The problem with the current approach of always using 16M pages is that
it's not well suited to machines that have small amounts of memory such
as small partitions on pseries, or PS3's.
In fact, on the PS3, failure to allocate the 16M page backing vmmemmap
tends to prevent hotplugging the HV's "additional" memory, thus limiting
the available memory even more, from my experience down to something
like 80M total, which makes it really not very useable.
The logic used by my match to choose the vmemmap page size is:
- If 16M pages are available and there's 1G or more RAM at boot,
use that size.
- Else if 64K pages are available, use that
- Else use 4K pages
I've tested on a POWER6 (16M pages) and on an iSeries POWER3 (4K pages)
and it seems to work fine.
Note that I intend to change the way we organize the kernel regions &
SLBs so the actual region will change from 0xf back to something else at
one point, as I simplify the SLB miss handler, but that will be for a
later patch.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2008-04-30 05:41:48 +00:00
|
|
|
#undef DEBUG
|
|
|
|
|
2005-09-26 06:04:21 +00:00
|
|
|
#include <linux/signal.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/mman.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/swap.h>
|
|
|
|
#include <linux/stddef.h>
|
|
|
|
#include <linux/vmalloc.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/highmem.h>
|
|
|
|
#include <linux/idr.h>
|
|
|
|
#include <linux/nodemask.h>
|
|
|
|
#include <linux/module.h>
|
2006-06-27 09:53:52 +00:00
|
|
|
#include <linux/poison.h>
|
2010-07-12 04:36:09 +00:00
|
|
|
#include <linux/memblock.h>
|
powerpc/mm: Allow more flexible layouts for hugepage pagetables
Currently each available hugepage size uses a slightly different
pagetable layout: that is, the bottem level table of pointers to
hugepages is a different size, and may branch off from the normal page
tables at a different level. Every hugepage aware path that needs to
walk the pagetables must therefore look up the hugepage size from the
slice info first, and work out the correct way to walk the pagetables
accordingly. Future hardware is likely to add more possible hugepage
sizes, more layout options and more mess.
This patch, therefore reworks the handling of hugepage pagetables to
reduce this complexity. In the new scheme, instead of having to
consult the slice mask, pagetable walking code can check a flag in the
PGD/PUD/PMD entries to see where to branch off to hugepage pagetables,
and the entry also contains the information (eseentially hugepage
shift) necessary to then interpret that table without recourse to the
slice mask. This scheme can be extended neatly to handle multiple
levels of self-describing "special" hugepage pagetables, although for
now we assume only one level exists.
This approach means that only the pagetable allocation path needs to
know how the pagetables should be set out. All other (hugepage)
pagetable walking paths can just interpret the structure as they go.
There already was a flag bit in PGD/PUD/PMD entries for hugepage
directory pointers, but it was only used for debug. We alter that
flag bit to instead be a 0 in the MSB to indicate a hugepage pagetable
pointer (normally it would be 1 since the pointer lies in the linear
mapping). This means that asm pagetable walking can test for (and
punt on) hugepage pointers with the same test that checks for
unpopulated page directory entries (beq becomes bge), since hugepage
pointers will always be positive, and normal pointers always negative.
While we're at it, we get rid of the confusing (and grep defeating)
#defining of hugepte_shift to be the same thing as mmu_huge_psizes.
Signed-off-by: David Gibson <dwg@au1.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2009-10-26 19:24:31 +00:00
|
|
|
#include <linux/hugetlb.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
#include <linux/of_fdt.h>
|
|
|
|
#include <linux/libfdt.h>
|
2017-06-28 01:32:33 +00:00
|
|
|
#include <linux/memremap.h>
|
2005-09-26 06:04:21 +00:00
|
|
|
|
|
|
|
#include <asm/pgalloc.h>
|
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/prom.h>
|
|
|
|
#include <asm/rtas.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/mmu_context.h>
|
|
|
|
#include <asm/mmu.h>
|
2016-12-24 19:46:01 +00:00
|
|
|
#include <linux/uaccess.h>
|
2005-09-26 06:04:21 +00:00
|
|
|
#include <asm/smp.h>
|
|
|
|
#include <asm/machdep.h>
|
|
|
|
#include <asm/tlb.h>
|
|
|
|
#include <asm/eeh.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/mmzone.h>
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
#include <asm/sections.h>
|
|
|
|
#include <asm/iommu.h>
|
|
|
|
#include <asm/vdso.h>
|
2005-11-16 04:43:48 +00:00
|
|
|
|
2019-03-29 09:59:59 +00:00
|
|
|
#include <mm/mmu_decl.h>
|
2005-09-26 06:04:21 +00:00
|
|
|
|
2007-10-16 08:24:17 +00:00
|
|
|
#ifdef CONFIG_SPARSEMEM_VMEMMAP
|
|
|
|
/*
|
2019-09-17 12:38:51 +00:00
|
|
|
* Given an address within the vmemmap, determine the page that
|
|
|
|
* represents the start of the subsection it is within. Note that we have to
|
2007-10-16 08:24:17 +00:00
|
|
|
* do this by hand as the proffered address may not be correctly aligned.
|
|
|
|
* Subtraction of non-aligned pointers produces undefined results.
|
|
|
|
*/
|
2019-09-17 12:38:51 +00:00
|
|
|
static struct page * __meminit vmemmap_subsection_start(unsigned long vmemmap_addr)
|
2007-10-16 08:24:17 +00:00
|
|
|
{
|
2019-09-17 12:38:51 +00:00
|
|
|
unsigned long start_pfn;
|
|
|
|
unsigned long offset = vmemmap_addr - ((unsigned long)(vmemmap));
|
2007-10-16 08:24:17 +00:00
|
|
|
|
|
|
|
/* Return the pfn of the start of the section. */
|
2019-09-17 12:38:51 +00:00
|
|
|
start_pfn = (offset / sizeof(struct page)) & PAGE_SUBSECTION_MASK;
|
|
|
|
return pfn_to_page(start_pfn);
|
2007-10-16 08:24:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2019-09-17 12:38:51 +00:00
|
|
|
* Since memory is added in sub-section chunks, before creating a new vmemmap
|
|
|
|
* mapping, the kernel should check whether there is an existing memmap mapping
|
|
|
|
* covering the new subsection added. This is needed because kernel can map
|
|
|
|
* vmemmap area using 16MB pages which will cover a memory range of 16G. Such
|
|
|
|
* a range covers multiple subsections (2M)
|
|
|
|
*
|
|
|
|
* If any subsection in the 16G range mapped by vmemmap is valid we consider the
|
|
|
|
* vmemmap populated (There is a page table entry already present). We can't do
|
|
|
|
* a page table lookup here because with the hash translation we don't keep
|
|
|
|
* vmemmap details in linux page table.
|
2007-10-16 08:24:17 +00:00
|
|
|
*/
|
2019-09-17 12:38:51 +00:00
|
|
|
static int __meminit vmemmap_populated(unsigned long vmemmap_addr, int vmemmap_map_size)
|
2007-10-16 08:24:17 +00:00
|
|
|
{
|
2019-09-17 12:38:51 +00:00
|
|
|
struct page *start;
|
|
|
|
unsigned long vmemmap_end = vmemmap_addr + vmemmap_map_size;
|
|
|
|
start = vmemmap_subsection_start(vmemmap_addr);
|
2007-10-16 08:24:17 +00:00
|
|
|
|
2019-09-17 12:38:51 +00:00
|
|
|
for (; (unsigned long)start < vmemmap_end; start += PAGES_PER_SUBSECTION)
|
|
|
|
/*
|
|
|
|
* pfn valid check here is intended to really check
|
|
|
|
* whether we have any subsection already initialized
|
|
|
|
* in this range.
|
|
|
|
*/
|
|
|
|
if (pfn_valid(page_to_pfn(start)))
|
2007-10-16 08:24:17 +00:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-04-06 14:14:50 +00:00
|
|
|
/*
|
|
|
|
* vmemmap virtual address space management does not have a traditonal page
|
|
|
|
* table to track which virtual struct pages are backed by physical mapping.
|
|
|
|
* The virtual to physical mappings are tracked in a simple linked list
|
|
|
|
* format. 'vmemmap_list' maintains the entire vmemmap physical mapping at
|
|
|
|
* all times where as the 'next' list maintains the available
|
|
|
|
* vmemmap_backing structures which have been deleted from the
|
|
|
|
* 'vmemmap_global' list during system runtime (memory hotplug remove
|
|
|
|
* operation). The freed 'vmemmap_backing' structures are reused later when
|
|
|
|
* new requests come in without allocating fresh memory. This pointer also
|
|
|
|
* tracks the allocated 'vmemmap_backing' structures as we allocate one
|
|
|
|
* full page memory at a time when we dont have any.
|
|
|
|
*/
|
2010-04-21 16:21:03 +00:00
|
|
|
struct vmemmap_backing *vmemmap_list;
|
powerpc: implement vmemmap_list_free()
This patch implements vmemmap_list_free() for vmemmap_free().
The freed entries will be removed from vmemmap_list, and form a freed list,
with next as the header. The next position in the last allocated page is kept
at the list tail.
When allocation, if there are freed entries left, get it from the freed list;
if no freed entries left, get it like before from the last allocated pages.
With this change, realmode_pfn_to_page() also needs to be changed to walk
all the entries in the vmemmap_list, as the virt_addr of the entries might not
be stored in order anymore.
It helps to reuse the memory when continuous doing memory hot-plug/remove
operations, but didn't reclaim the pages already allocated, so the memory usage
will only increase, but won't exceed the value for the largest memory
configuration.
Signed-off-by: Li Zhong <zhong@linux.vnet.ibm.com>
Cc: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Acked-by: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-06-11 08:23:36 +00:00
|
|
|
static struct vmemmap_backing *next;
|
2017-04-06 14:14:50 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The same pointer 'next' tracks individual chunks inside the allocated
|
|
|
|
* full page during the boot time and again tracks the freeed nodes during
|
|
|
|
* runtime. It is racy but it does not happen as they are separated by the
|
|
|
|
* boot process. Will create problem if some how we have memory hotplug
|
|
|
|
* operation during boot !!
|
|
|
|
*/
|
powerpc: implement vmemmap_list_free()
This patch implements vmemmap_list_free() for vmemmap_free().
The freed entries will be removed from vmemmap_list, and form a freed list,
with next as the header. The next position in the last allocated page is kept
at the list tail.
When allocation, if there are freed entries left, get it from the freed list;
if no freed entries left, get it like before from the last allocated pages.
With this change, realmode_pfn_to_page() also needs to be changed to walk
all the entries in the vmemmap_list, as the virt_addr of the entries might not
be stored in order anymore.
It helps to reuse the memory when continuous doing memory hot-plug/remove
operations, but didn't reclaim the pages already allocated, so the memory usage
will only increase, but won't exceed the value for the largest memory
configuration.
Signed-off-by: Li Zhong <zhong@linux.vnet.ibm.com>
Cc: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Acked-by: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-06-11 08:23:36 +00:00
|
|
|
static int num_left;
|
|
|
|
static int num_freed;
|
2010-04-21 16:21:03 +00:00
|
|
|
|
|
|
|
static __meminit struct vmemmap_backing * vmemmap_list_alloc(int node)
|
|
|
|
{
|
powerpc: implement vmemmap_list_free()
This patch implements vmemmap_list_free() for vmemmap_free().
The freed entries will be removed from vmemmap_list, and form a freed list,
with next as the header. The next position in the last allocated page is kept
at the list tail.
When allocation, if there are freed entries left, get it from the freed list;
if no freed entries left, get it like before from the last allocated pages.
With this change, realmode_pfn_to_page() also needs to be changed to walk
all the entries in the vmemmap_list, as the virt_addr of the entries might not
be stored in order anymore.
It helps to reuse the memory when continuous doing memory hot-plug/remove
operations, but didn't reclaim the pages already allocated, so the memory usage
will only increase, but won't exceed the value for the largest memory
configuration.
Signed-off-by: Li Zhong <zhong@linux.vnet.ibm.com>
Cc: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Acked-by: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-06-11 08:23:36 +00:00
|
|
|
struct vmemmap_backing *vmem_back;
|
|
|
|
/* get from freed entries first */
|
|
|
|
if (num_freed) {
|
|
|
|
num_freed--;
|
|
|
|
vmem_back = next;
|
|
|
|
next = next->list;
|
|
|
|
|
|
|
|
return vmem_back;
|
|
|
|
}
|
2010-04-21 16:21:03 +00:00
|
|
|
|
|
|
|
/* allocate a page when required and hand out chunks */
|
powerpc: implement vmemmap_list_free()
This patch implements vmemmap_list_free() for vmemmap_free().
The freed entries will be removed from vmemmap_list, and form a freed list,
with next as the header. The next position in the last allocated page is kept
at the list tail.
When allocation, if there are freed entries left, get it from the freed list;
if no freed entries left, get it like before from the last allocated pages.
With this change, realmode_pfn_to_page() also needs to be changed to walk
all the entries in the vmemmap_list, as the virt_addr of the entries might not
be stored in order anymore.
It helps to reuse the memory when continuous doing memory hot-plug/remove
operations, but didn't reclaim the pages already allocated, so the memory usage
will only increase, but won't exceed the value for the largest memory
configuration.
Signed-off-by: Li Zhong <zhong@linux.vnet.ibm.com>
Cc: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Acked-by: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-06-11 08:23:36 +00:00
|
|
|
if (!num_left) {
|
2010-04-21 16:21:03 +00:00
|
|
|
next = vmemmap_alloc_block(PAGE_SIZE, node);
|
|
|
|
if (unlikely(!next)) {
|
|
|
|
WARN_ON(1);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
num_left = PAGE_SIZE / sizeof(struct vmemmap_backing);
|
|
|
|
}
|
|
|
|
|
|
|
|
num_left--;
|
|
|
|
|
|
|
|
return next++;
|
|
|
|
}
|
|
|
|
|
|
|
|
static __meminit void vmemmap_list_populate(unsigned long phys,
|
|
|
|
unsigned long start,
|
|
|
|
int node)
|
|
|
|
{
|
|
|
|
struct vmemmap_backing *vmem_back;
|
|
|
|
|
|
|
|
vmem_back = vmemmap_list_alloc(node);
|
|
|
|
if (unlikely(!vmem_back)) {
|
|
|
|
WARN_ON(1);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
vmem_back->phys = phys;
|
|
|
|
vmem_back->virt_addr = start;
|
|
|
|
vmem_back->list = vmemmap_list;
|
|
|
|
|
|
|
|
vmemmap_list = vmem_back;
|
|
|
|
}
|
|
|
|
|
2019-09-10 06:28:25 +00:00
|
|
|
static bool altmap_cross_boundary(struct vmem_altmap *altmap, unsigned long start,
|
|
|
|
unsigned long page_size)
|
|
|
|
{
|
|
|
|
unsigned long nr_pfn = page_size / sizeof(struct page);
|
|
|
|
unsigned long start_pfn = page_to_pfn((struct page *)start);
|
|
|
|
|
|
|
|
if ((start_pfn + nr_pfn) > altmap->end_pfn)
|
|
|
|
return true;
|
|
|
|
|
|
|
|
if (start_pfn < altmap->base_pfn)
|
|
|
|
return true;
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2017-12-29 07:53:54 +00:00
|
|
|
int __meminit vmemmap_populate(unsigned long start, unsigned long end, int node,
|
|
|
|
struct vmem_altmap *altmap)
|
2014-06-11 08:23:38 +00:00
|
|
|
{
|
|
|
|
unsigned long page_size = 1 << mmu_psize_defs[mmu_vmemmap_psize].shift;
|
|
|
|
|
|
|
|
/* Align to the page size of the linear mapping. */
|
2020-04-20 18:36:35 +00:00
|
|
|
start = ALIGN_DOWN(start, page_size);
|
2014-06-11 08:23:38 +00:00
|
|
|
|
|
|
|
pr_debug("vmemmap_populate %lx..%lx, node %d\n", start, end, node);
|
|
|
|
|
|
|
|
for (; start < end; start += page_size) {
|
2018-12-06 15:17:14 +00:00
|
|
|
void *p = NULL;
|
2016-02-09 03:32:42 +00:00
|
|
|
int rc;
|
2014-06-11 08:23:38 +00:00
|
|
|
|
2019-09-17 12:38:51 +00:00
|
|
|
/*
|
|
|
|
* This vmemmap range is backing different subsections. If any
|
|
|
|
* of that subsection is marked valid, that means we already
|
|
|
|
* have initialized a page table covering this range and hence
|
|
|
|
* the vmemmap range is populated.
|
|
|
|
*/
|
2014-06-11 08:23:38 +00:00
|
|
|
if (vmemmap_populated(start, page_size))
|
|
|
|
continue;
|
|
|
|
|
2018-12-06 15:17:14 +00:00
|
|
|
/*
|
|
|
|
* Allocate from the altmap first if we have one. This may
|
|
|
|
* fail due to alignment issues when using 16MB hugepages, so
|
|
|
|
* fall back to system memory if the altmap allocation fail.
|
|
|
|
*/
|
2019-09-10 06:28:25 +00:00
|
|
|
if (altmap && !altmap_cross_boundary(altmap, start, page_size)) {
|
2017-12-29 07:53:58 +00:00
|
|
|
p = altmap_alloc_block_buf(page_size, altmap);
|
2019-07-01 14:33:38 +00:00
|
|
|
if (!p)
|
|
|
|
pr_debug("altmap block allocation failed, falling back to system memory");
|
|
|
|
}
|
2018-12-06 15:17:14 +00:00
|
|
|
if (!p)
|
2017-12-29 07:53:58 +00:00
|
|
|
p = vmemmap_alloc_block_buf(page_size, node);
|
2014-06-11 08:23:38 +00:00
|
|
|
if (!p)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
vmemmap_list_populate(__pa(p), start, node);
|
|
|
|
|
|
|
|
pr_debug(" * %016lx..%016lx allocated at %p\n",
|
|
|
|
start, start + page_size, p);
|
|
|
|
|
2016-02-09 03:32:42 +00:00
|
|
|
rc = vmemmap_create_mapping(start, page_size, __pa(p));
|
|
|
|
if (rc < 0) {
|
2016-10-25 04:00:08 +00:00
|
|
|
pr_warn("%s: Unable to create vmemmap mapping: %d\n",
|
|
|
|
__func__, rc);
|
2016-02-09 03:32:42 +00:00
|
|
|
return -EFAULT;
|
|
|
|
}
|
2014-06-11 08:23:38 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_MEMORY_HOTPLUG
|
powerpc: implement vmemmap_list_free()
This patch implements vmemmap_list_free() for vmemmap_free().
The freed entries will be removed from vmemmap_list, and form a freed list,
with next as the header. The next position in the last allocated page is kept
at the list tail.
When allocation, if there are freed entries left, get it from the freed list;
if no freed entries left, get it like before from the last allocated pages.
With this change, realmode_pfn_to_page() also needs to be changed to walk
all the entries in the vmemmap_list, as the virt_addr of the entries might not
be stored in order anymore.
It helps to reuse the memory when continuous doing memory hot-plug/remove
operations, but didn't reclaim the pages already allocated, so the memory usage
will only increase, but won't exceed the value for the largest memory
configuration.
Signed-off-by: Li Zhong <zhong@linux.vnet.ibm.com>
Cc: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Acked-by: Nathan Fontenot <nfont@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-06-11 08:23:36 +00:00
|
|
|
static unsigned long vmemmap_list_free(unsigned long start)
|
|
|
|
{
|
|
|
|
struct vmemmap_backing *vmem_back, *vmem_back_prev;
|
|
|
|
|
|
|
|
vmem_back_prev = vmem_back = vmemmap_list;
|
|
|
|
|
|
|
|
/* look for it with prev pointer recorded */
|
|
|
|
for (; vmem_back; vmem_back = vmem_back->list) {
|
|
|
|
if (vmem_back->virt_addr == start)
|
|
|
|
break;
|
|
|
|
vmem_back_prev = vmem_back;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (unlikely(!vmem_back)) {
|
|
|
|
WARN_ON(1);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* remove it from vmemmap_list */
|
|
|
|
if (vmem_back == vmemmap_list) /* remove head */
|
|
|
|
vmemmap_list = vmem_back->list;
|
|
|
|
else
|
|
|
|
vmem_back_prev->list = vmem_back->list;
|
|
|
|
|
|
|
|
/* next point to this freed entry */
|
|
|
|
vmem_back->list = next;
|
|
|
|
next = vmem_back;
|
|
|
|
num_freed++;
|
|
|
|
|
|
|
|
return vmem_back->phys;
|
|
|
|
}
|
|
|
|
|
2017-12-29 07:53:56 +00:00
|
|
|
void __ref vmemmap_free(unsigned long start, unsigned long end,
|
|
|
|
struct vmem_altmap *altmap)
|
2007-10-16 08:24:17 +00:00
|
|
|
{
|
[POWERPC] vmemmap fixes to use smaller pages
This changes vmemmap to use a different region (region 0xf) of the
address space, and to configure the page size of that region
dynamically at boot.
The problem with the current approach of always using 16M pages is that
it's not well suited to machines that have small amounts of memory such
as small partitions on pseries, or PS3's.
In fact, on the PS3, failure to allocate the 16M page backing vmmemmap
tends to prevent hotplugging the HV's "additional" memory, thus limiting
the available memory even more, from my experience down to something
like 80M total, which makes it really not very useable.
The logic used by my match to choose the vmemmap page size is:
- If 16M pages are available and there's 1G or more RAM at boot,
use that size.
- Else if 64K pages are available, use that
- Else use 4K pages
I've tested on a POWER6 (16M pages) and on an iSeries POWER3 (4K pages)
and it seems to work fine.
Note that I intend to change the way we organize the kernel regions &
SLBs so the actual region will change from 0xf back to something else at
one point, as I simplify the SLB miss handler, but that will be for a
later patch.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2008-04-30 05:41:48 +00:00
|
|
|
unsigned long page_size = 1 << mmu_psize_defs[mmu_vmemmap_psize].shift;
|
2017-06-28 01:32:32 +00:00
|
|
|
unsigned long page_order = get_order(page_size);
|
2018-12-06 15:17:14 +00:00
|
|
|
unsigned long alt_start = ~0, alt_end = ~0;
|
|
|
|
unsigned long base_pfn;
|
2007-10-16 08:24:17 +00:00
|
|
|
|
2020-04-20 18:36:35 +00:00
|
|
|
start = ALIGN_DOWN(start, page_size);
|
2018-12-06 15:17:14 +00:00
|
|
|
if (altmap) {
|
|
|
|
alt_start = altmap->base_pfn;
|
|
|
|
alt_end = altmap->base_pfn + altmap->reserve +
|
|
|
|
altmap->free + altmap->alloc + altmap->align;
|
|
|
|
}
|
2007-10-16 08:24:17 +00:00
|
|
|
|
2014-06-11 08:23:38 +00:00
|
|
|
pr_debug("vmemmap_free %lx...%lx\n", start, end);
|
2009-07-23 23:15:58 +00:00
|
|
|
|
2007-10-16 08:24:17 +00:00
|
|
|
for (; start < end; start += page_size) {
|
2017-06-28 01:32:32 +00:00
|
|
|
unsigned long nr_pages, addr;
|
|
|
|
struct page *page;
|
2007-10-16 08:24:17 +00:00
|
|
|
|
2014-06-11 08:23:38 +00:00
|
|
|
/*
|
2019-09-17 12:38:51 +00:00
|
|
|
* We have already marked the subsection we are trying to remove
|
|
|
|
* invalid. So if we want to remove the vmemmap range, we
|
|
|
|
* need to make sure there is no subsection marked valid
|
|
|
|
* in this range.
|
2014-06-11 08:23:38 +00:00
|
|
|
*/
|
2007-10-16 08:24:17 +00:00
|
|
|
if (vmemmap_populated(start, page_size))
|
|
|
|
continue;
|
|
|
|
|
2014-06-11 08:23:38 +00:00
|
|
|
addr = vmemmap_list_free(start);
|
2017-06-28 01:32:32 +00:00
|
|
|
if (!addr)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
page = pfn_to_page(addr >> PAGE_SHIFT);
|
|
|
|
nr_pages = 1 << page_order;
|
2018-12-06 15:17:14 +00:00
|
|
|
base_pfn = PHYS_PFN(addr);
|
2017-06-28 01:32:32 +00:00
|
|
|
|
2018-12-06 15:17:14 +00:00
|
|
|
if (base_pfn >= alt_start && base_pfn < alt_end) {
|
2017-06-28 01:32:33 +00:00
|
|
|
vmem_altmap_free(altmap, nr_pages);
|
|
|
|
} else if (PageReserved(page)) {
|
2017-06-28 01:32:32 +00:00
|
|
|
/* allocated from bootmem */
|
|
|
|
if (page_size < PAGE_SIZE) {
|
|
|
|
/*
|
|
|
|
* this shouldn't happen, but if it is
|
|
|
|
* the case, leave the memory there
|
|
|
|
*/
|
|
|
|
WARN_ON_ONCE(1);
|
|
|
|
} else {
|
|
|
|
while (nr_pages--)
|
|
|
|
free_reserved_page(page++);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
free_pages((unsigned long)(__va(addr)), page_order);
|
2014-06-11 08:23:38 +00:00
|
|
|
}
|
2017-06-28 01:32:32 +00:00
|
|
|
|
|
|
|
vmemmap_remove_mapping(start, page_size);
|
2007-10-16 08:24:17 +00:00
|
|
|
}
|
2013-02-23 00:33:08 +00:00
|
|
|
}
|
2014-06-11 08:23:38 +00:00
|
|
|
#endif
|
2013-09-27 15:18:09 +00:00
|
|
|
void register_page_bootmem_memmap(unsigned long section_nr,
|
|
|
|
struct page *start_page, unsigned long size)
|
|
|
|
{
|
|
|
|
}
|
2010-07-06 22:39:02 +00:00
|
|
|
|
2017-06-28 06:09:28 +00:00
|
|
|
#endif /* CONFIG_SPARSEMEM_VMEMMAP */
|
2016-07-26 10:09:30 +00:00
|
|
|
|
2017-10-19 04:08:43 +00:00
|
|
|
#ifdef CONFIG_PPC_BOOK3S_64
|
2017-10-24 15:48:49 +00:00
|
|
|
static bool disable_radix = !IS_ENABLED(CONFIG_PPC_RADIX_MMU_DEFAULT);
|
|
|
|
|
2016-07-26 11:29:30 +00:00
|
|
|
static int __init parse_disable_radix(char *p)
|
|
|
|
{
|
2017-10-24 15:48:49 +00:00
|
|
|
bool val;
|
|
|
|
|
2018-03-30 12:09:01 +00:00
|
|
|
if (!p)
|
2017-10-24 15:48:49 +00:00
|
|
|
val = true;
|
|
|
|
else if (kstrtobool(p, &val))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
disable_radix = val;
|
|
|
|
|
2016-07-26 11:29:30 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
early_param("disable_radix", parse_disable_radix);
|
|
|
|
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
/*
|
2017-01-30 10:21:36 +00:00
|
|
|
* If we're running under a hypervisor, we need to check the contents of
|
|
|
|
* /chosen/ibm,architecture-vec-5 to see if the hypervisor is willing to do
|
|
|
|
* radix. If not, we clear the radix feature bit so we fall back to hash.
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
*/
|
2017-08-08 11:44:08 +00:00
|
|
|
static void __init early_check_vec5(void)
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
{
|
|
|
|
unsigned long root, chosen;
|
|
|
|
int size;
|
|
|
|
const u8 *vec5;
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
u8 mmu_supported;
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
|
|
|
|
root = of_get_flat_dt_root();
|
|
|
|
chosen = of_get_flat_dt_subnode_by_name(root, "chosen");
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
if (chosen == -FDT_ERR_NOTFOUND) {
|
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_TYPE_RADIX;
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
return;
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
}
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
vec5 = of_get_flat_dt_prop(chosen, "ibm,architecture-vec-5", &size);
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
if (!vec5) {
|
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_TYPE_RADIX;
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
return;
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
}
|
|
|
|
if (size <= OV5_INDX(OV5_MMU_SUPPORT)) {
|
2017-01-30 10:21:36 +00:00
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_TYPE_RADIX;
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Check for supported configuration */
|
|
|
|
mmu_supported = vec5[OV5_INDX(OV5_MMU_SUPPORT)] &
|
|
|
|
OV5_FEAT(OV5_MMU_SUPPORT);
|
|
|
|
if (mmu_supported == OV5_FEAT(OV5_MMU_RADIX)) {
|
|
|
|
/* Hypervisor only supports radix - check enabled && GTSE */
|
|
|
|
if (!early_radix_enabled()) {
|
|
|
|
pr_warn("WARNING: Ignoring cmdline option disable_radix\n");
|
|
|
|
}
|
|
|
|
if (!(vec5[OV5_INDX(OV5_RADIX_GTSE)] &
|
|
|
|
OV5_FEAT(OV5_RADIX_GTSE))) {
|
|
|
|
pr_warn("WARNING: Hypervisor doesn't support RADIX with GTSE\n");
|
2020-07-03 05:36:06 +00:00
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_GTSE;
|
|
|
|
} else
|
|
|
|
cur_cpu_spec->mmu_features |= MMU_FTR_GTSE;
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
/* Do radix anyway - the hypervisor said we had to */
|
|
|
|
cur_cpu_spec->mmu_features |= MMU_FTR_TYPE_RADIX;
|
|
|
|
} else if (mmu_supported == OV5_FEAT(OV5_MMU_HASH)) {
|
|
|
|
/* Hypervisor only supports hash - disable radix */
|
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_TYPE_RADIX;
|
2020-07-03 05:36:06 +00:00
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_GTSE;
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
}
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
}
|
|
|
|
|
2016-07-26 10:09:30 +00:00
|
|
|
void __init mmu_early_init_devtree(void)
|
|
|
|
{
|
2016-07-26 11:29:30 +00:00
|
|
|
/* Disable radix mode based on kernel command line. */
|
2017-03-21 01:38:02 +00:00
|
|
|
if (disable_radix)
|
2016-07-27 03:19:01 +00:00
|
|
|
cur_cpu_spec->mmu_features &= ~MMU_FTR_TYPE_RADIX;
|
2016-07-26 11:31:59 +00:00
|
|
|
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
/*
|
|
|
|
* Check /chosen/ibm,architecture-vec-5 if running as a guest.
|
|
|
|
* When running bare-metal, we can use radix if we like
|
|
|
|
* even though the ibm,architecture-vec-5 property created by
|
|
|
|
* skiboot doesn't have the necessary bits set.
|
|
|
|
*/
|
powerpc: Update to new option-vector-5 format for CAS
On POWER9 the ibm,client-architecture-support (CAS) negotiation process
has been updated to change how the host to guest negotiation is done for
the new hash/radix mmu as well as the nest mmu, process tables and guest
translation shootdown (GTSE).
This is documented in the unreleased PAPR ACR "CAS option vector
additions for P9".
The host tells the guest which options it supports in
ibm,arch-vec-5-platform-support. The guest then chooses a subset of these
to request in the CAS call and these are agreed to in the
ibm,architecture-vec-5 property of the chosen node.
Thus we read ibm,arch-vec-5-platform-support and make our selection before
calling CAS. We then parse the ibm,architecture-vec-5 property of the
chosen node to check whether we should run as hash or radix.
ibm,arch-vec-5-platform-support format:
index value pairs: <index, val> ... <index, val>
index: Option vector 5 byte number
val: Some representation of supported values
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Acked-by: Paul Mackerras <paulus@ozlabs.org>
[mpe: Don't print about unknown options, be consistent with OV5_FEAT]
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-02-28 06:03:48 +00:00
|
|
|
if (!(mfmsr() & MSR_HV))
|
powerpc/64: Don't try to use radix MMU under a hypervisor
Currently, if the kernel is running on a POWER9 processor under a
hypervisor, it will try to use the radix MMU even though it doesn't have
the necessary code to use radix under a hypervisor (it doesn't negotiate
use of radix, and it doesn't do the H_REGISTER_PROC_TBL hcall). The
result is that the guest kernel will crash when it tries to turn on the
MMU.
This fixes it by looking for the /chosen/ibm,architecture-vec-5
property, and if it exists, clears the radix MMU feature bit, before we
decide whether to initialize for radix or HPT. This property is created
by the hypervisor as a result of the guest calling the
ibm,client-architecture-support method to indicate its capabilities, so
it will indicate whether the hypervisor agreed to us using radix.
Systems without a hypervisor may have this property also (for example,
skiboot creates it), so we check the HV bit in the MSR to see whether we
are running as a guest or not. If we are in hypervisor mode, then we can
do whatever we like including using the radix MMU.
The reason for using this property is that in future, when we have
support for using radix under a hypervisor, we will need to check this
property to see whether the hypervisor agreed to us using radix.
Fixes: 2bfd65e45e87 ("powerpc/mm/radix: Add radix callbacks for early init routines")
Cc: stable@vger.kernel.org # v4.7+
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-30 10:21:34 +00:00
|
|
|
early_check_vec5();
|
|
|
|
|
2016-07-23 09:12:35 +00:00
|
|
|
if (early_radix_enabled())
|
2016-07-26 11:55:27 +00:00
|
|
|
radix__early_init_devtree();
|
|
|
|
else
|
2016-07-26 11:31:59 +00:00
|
|
|
hash__early_init_devtree();
|
2016-07-26 10:09:30 +00:00
|
|
|
}
|
2017-10-19 04:08:43 +00:00
|
|
|
#endif /* CONFIG_PPC_BOOK3S_64 */
|