2012-02-13 04:58:53 +00:00
|
|
|
/*
|
|
|
|
|
* Header file for the Atmel RAM Controller
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
|
|
|
*
|
|
|
|
|
* Under GPLv2 only
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __AT91_RAMC_H__
|
|
|
|
|
#define __AT91_RAMC_H__
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
extern void __iomem *at91_ramc_base[];
|
|
|
|
|
|
|
|
|
|
#define at91_ramc_read(id, field) \
|
|
|
|
|
__raw_readl(at91_ramc_base[id] + field)
|
|
|
|
|
|
|
|
|
|
#define at91_ramc_write(id, field, value) \
|
|
|
|
|
__raw_writel(value, at91_ramc_base[id] + field)
|
|
|
|
|
#else
|
|
|
|
|
.extern at91_ramc_base
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-02-22 16:50:55 +00:00
|
|
|
#define AT91_MEMCTRL_MC 0
|
|
|
|
|
#define AT91_MEMCTRL_SDRAMC 1
|
|
|
|
|
#define AT91_MEMCTRL_DDRSDR 2
|
|
|
|
|
|
|
|
|
|
#include <mach/at91rm9200_sdramc.h>
|
2012-02-13 04:58:53 +00:00
|
|
|
#include <mach/at91sam9_ddrsdr.h>
|
|
|
|
|
#include <mach/at91sam9_sdramc.h>
|
|
|
|
|
|
|
|
|
|
#endif /* __AT91_RAMC_H__ */
|
