2007-05-11 20:01:28 +00:00
|
|
|
/*
|
2008-08-05 15:14:15 +00:00
|
|
|
* arch/arm/mach-ks8695/include/mach/regs-timer.h
|
2007-05-11 20:01:28 +00:00
|
|
|
*
|
|
|
|
|
* Copyright (C) 2006 Ben Dooks <ben@simtec.co.uk>
|
|
|
|
|
* Copyright (C) 2006 Simtec Electronics
|
|
|
|
|
*
|
|
|
|
|
* KS8695 - Timer registers and bit definitions.
|
|
|
|
|
*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
|
* License version 2. This program is licensed "as is" without any
|
|
|
|
|
* warranty of any kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef KS8695_TIMER_H
|
|
|
|
|
#define KS8695_TIMER_H
|
|
|
|
|
|
|
|
|
|
#define KS8695_TMR_OFFSET (0xF0000 + 0xE400)
|
|
|
|
|
#define KS8695_TMR_VA (KS8695_IO_VA + KS8695_TMR_OFFSET)
|
|
|
|
|
#define KS8695_TMR_PA (KS8695_IO_PA + KS8695_TMR_OFFSET)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Timer registers
|
|
|
|
|
*/
|
|
|
|
|
#define KS8695_TMCON (0x00) /* Timer Control Register */
|
|
|
|
|
#define KS8695_T1TC (0x04) /* Timer 1 Timeout Count Register */
|
|
|
|
|
#define KS8695_T0TC (0x08) /* Timer 0 Timeout Count Register */
|
|
|
|
|
#define KS8695_T1PD (0x0C) /* Timer 1 Pulse Count Register */
|
|
|
|
|
#define KS8695_T0PD (0x10) /* Timer 0 Pulse Count Register */
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Timer Control Register */
|
|
|
|
|
#define TMCON_T1EN (1 << 1) /* Timer 1 Enable */
|
|
|
|
|
#define TMCON_T0EN (1 << 0) /* Timer 0 Enable */
|
|
|
|
|
|
|
|
|
|
/* Timer0 Timeout Counter Register */
|
|
|
|
|
#define T0TC_WATCHDOG (0xff) /* Enable watchdog mode */
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|
