linux/drivers/crypto/hisilicon/Kconfig

# SPDX-License-Identifier: GPL-2.0

config CRYPTO_DEV_HISI_SEC
	tristate "Support for Hisilicon SEC crypto block cipher accelerator"
	select CRYPTO_BLKCIPHER
	select CRYPTO_ALGAPI
	select SG_SPLIT
	depends on ARM64 || COMPILE_TEST
	depends on HAS_IOMEM
	help
	  Support for Hisilicon SEC Engine in Hip06 and Hip07

	  To compile this as a module, choose M here: the module
	  will be called hisi_sec.

config CRYPTO_DEV_HISI_QM
	tristate
	depends on ARM64 && PCI && PCI_MSI
	help
	  HiSilicon accelerator engines use a common queue management
	  interface. Specific engine driver may use this module.

config CRYPTO_HISI_SGL
	tristate
	depends on ARM64
	help
	  HiSilicon accelerator engines use a common hardware scatterlist
	  interface for data format. Specific engine driver may use this
	  module.
crypto: hisilicon - SEC security accelerator driver This accelerator is found inside hisilicon hip06 and hip07 SoCs. Each instance provides a number of queues which feed a different number of backend acceleration units. The queues are operating in an out of order mode in the interests of throughput. The silicon does not do tracking of dependencies between multiple 'messages' or update of the IVs as appropriate for training. Hence where relevant we need to do this in software. Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au> 2018-07-23 15:49:54 +00:00			`# SPDX-License-Identifier: GPL-2.0`

			`config CRYPTO_DEV_HISI_SEC`
			`tristate "Support for Hisilicon SEC crypto block cipher accelerator"`
			`select CRYPTO_BLKCIPHER`
			`select CRYPTO_ALGAPI`
			`select SG_SPLIT`
			`depends on ARM64 \|\| COMPILE_TEST`
			`depends on HAS_IOMEM`
			`help`
			`Support for Hisilicon SEC Engine in Hip06 and Hip07`

			`To compile this as a module, choose M here: the module`
			`will be called hisi_sec.`
crypto: hisilicon - add queue management driver for HiSilicon QM module QM is a general IP used by HiSilicon accelerators. It provides a general PCIe interface for the CPU and the accelerator to share a group of queues. A QM integrated in an accelerator provides queue management service. Queues can be assigned to PF and VFs, and queues can be controlled by unified mailboxes and doorbells. Specific task request are descripted by specific description buffer, which will be controlled and pass to related accelerator IP by QM. This patch adds a QM driver used by the accelerator driver to access the QM hardware. Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com> Signed-off-by: Kenneth Lee <liguozhu@hisilicon.com> Signed-off-by: Shiju Jose <shiju.jose@huawei.com> Signed-off-by: Hao Fang <fanghao11@huawei.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: John Garry <john.garry@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au> 2019-08-02 07:57:50 +00:00
			`config CRYPTO_DEV_HISI_QM`
			`tristate`
			`depends on ARM64 && PCI && PCI_MSI`
			`help`
			`HiSilicon accelerator engines use a common queue management`
			`interface. Specific engine driver may use this module.`
crypto: hisilicon - add hardware SGL support HiSilicon accelerators in Hip08 use same hardware scatterlist for data format. We support it in this module. Specific accelerator drivers can use hisi_acc_create_sgl_pool to allocate hardware SGLs ahead. Then use hisi_acc_sg_buf_map_to_hw_sgl to get one hardware SGL and pass related information to hardware SGL. The DMA address of mapped hardware SGL can be passed to SGL src/dst field in QM SQE. Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au> 2019-08-02 07:57:51 +00:00
			`config CRYPTO_HISI_SGL`
			`tristate`
			`depends on ARM64`
			`help`
			`HiSilicon accelerator engines use a common hardware scatterlist`
			`interface for data format. Specific engine driver may use this`
			`module.`