2006-08-14 02:15:47 +00:00
|
|
|
/*
|
|
|
|
* include/asm-parisc/prefetch.h
|
|
|
|
*
|
|
|
|
* PA 2.0 defines data prefetch instructions on page 6-11 of the Kane book.
|
|
|
|
* In addition, many implementations do hardware prefetching of both
|
|
|
|
* instructions and data.
|
|
|
|
*
|
|
|
|
* PA7300LC (page 14-4 of the ERS) also implements prefetching by a load
|
|
|
|
* to gr0 but not in a way that Linux can use. If the load would cause an
|
|
|
|
* interruption (eg due to prefetching 0), it is suppressed on PA2.0
|
|
|
|
* processors, but not on 7300LC.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASM_PARISC_PREFETCH_H
|
|
|
|
#define __ASM_PARISC_PREFETCH_H
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#ifdef CONFIG_PREFETCH
|
|
|
|
|
|
|
|
#define ARCH_HAS_PREFETCH
|
|
|
|
extern inline void prefetch(const void *addr)
|
|
|
|
{
|
|
|
|
__asm__("ldw 0(%0), %%r0" : : "r" (addr));
|
|
|
|
}
|
|
|
|
|
2006-08-14 00:37:26 +00:00
|
|
|
/* LDD is a PA2.0 addition. */
|
|
|
|
#ifdef CONFIG_PA20
|
2006-08-14 02:15:47 +00:00
|
|
|
#define ARCH_HAS_PREFETCHW
|
|
|
|
extern inline void prefetchw(const void *addr)
|
|
|
|
{
|
|
|
|
__asm__("ldd 0(%0), %%r0" : : "r" (addr));
|
|
|
|
}
|
2006-08-14 00:37:26 +00:00
|
|
|
#endif /* CONFIG_PA20 */
|
2006-08-14 02:15:47 +00:00
|
|
|
|
|
|
|
#endif /* CONFIG_PREFETCH */
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
|
|
|
#endif /* __ASM_PARISC_PROCESSOR_H */
|