2012-03-31 13:26:57 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
/include/ "imx28.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Freescale i.MX28 Evaluation Kit";
|
|
|
|
compatible = "fsl,imx28-evk", "fsl,imx28";
|
|
|
|
|
|
|
|
memory {
|
|
|
|
reg = <0x40000000 0x08000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
apb@80000000 {
|
2012-05-06 08:33:34 +00:00
|
|
|
apbh@80000000 {
|
2012-05-25 09:25:35 +00:00
|
|
|
gpmi-nand@8000c000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&gpmi_pins_a &gpmi_status_cfg>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2012-05-06 08:33:34 +00:00
|
|
|
ssp0: ssp@80010000 {
|
|
|
|
compatible = "fsl,imx28-mmc";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&mmc0_8bit_pins_a
|
|
|
|
&mmc0_cd_cfg &mmc0_sck_cfg>;
|
|
|
|
bus-width = <8>;
|
|
|
|
wp-gpios = <&gpio2 12 0>;
|
2012-06-28 03:45:01 +00:00
|
|
|
vmmc-supply = <®_vddio_sd0>;
|
2012-05-06 08:33:34 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
ssp1: ssp@80012000 {
|
|
|
|
compatible = "fsl,imx28-mmc";
|
|
|
|
bus-width = <8>;
|
|
|
|
wp-gpios = <&gpio0 28 0>;
|
|
|
|
};
|
2012-06-28 03:44:58 +00:00
|
|
|
|
|
|
|
pinctrl@80018000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&hog_pins_a>;
|
|
|
|
|
|
|
|
hog_pins_a: hog-gpios@0 {
|
|
|
|
reg = <0>;
|
|
|
|
fsl,pinmux-ids = <
|
|
|
|
0x20d3 /* MX28_PAD_SSP1_CMD__GPIO_2_13 */
|
|
|
|
0x20f3 /* MX28_PAD_SSP1_DATA3__GPIO_2_15 */
|
|
|
|
0x40d3 /* MX28_PAD_ENET0_RX_CLK__GPIO_4_13 */
|
|
|
|
0x20c3 /* MX28_PAD_SSP1_SCK__GPIO_2_12 */
|
|
|
|
0x31c3 /* MX28_PAD_PWM3__GPIO_3_28 */
|
|
|
|
0x31e3 /* MX28_PAD_LCD_RESET__GPIO_3_30 */
|
|
|
|
0x3053 /* MX28_PAD_AUART1_TX__GPIO_3_5 */
|
|
|
|
>;
|
|
|
|
fsl,drive-strength = <0>;
|
|
|
|
fsl,voltage = <1>;
|
|
|
|
fsl,pull-up = <0>;
|
|
|
|
};
|
|
|
|
};
|
2012-05-06 08:33:34 +00:00
|
|
|
};
|
|
|
|
|
2012-03-31 13:26:57 +00:00
|
|
|
apbx@80040000 {
|
2012-05-10 07:03:16 +00:00
|
|
|
saif0: saif@80042000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&saif0_pins_a>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
saif1: saif@80046000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&saif1_pins_a>;
|
|
|
|
fsl,saif-master = <&saif0>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2012-05-10 07:02:10 +00:00
|
|
|
i2c0: i2c@80058000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&i2c0_pins_a>;
|
|
|
|
status = "okay";
|
2012-05-10 07:03:16 +00:00
|
|
|
|
|
|
|
sgtl5000: codec@0a {
|
|
|
|
compatible = "fsl,sgtl5000";
|
|
|
|
reg = <0x0a>;
|
|
|
|
VDDA-supply = <®_3p3v>;
|
|
|
|
VDDIO-supply = <®_3p3v>;
|
|
|
|
|
|
|
|
};
|
2012-05-10 07:02:10 +00:00
|
|
|
};
|
|
|
|
|
2012-03-31 13:26:57 +00:00
|
|
|
duart: serial@80074000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&duart_pins_a>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2012-06-15 15:35:56 +00:00
|
|
|
|
|
|
|
auart0: serial@8006a000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&auart0_pins_a>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
auart3: serial@80070000 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&auart3_pins_a>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2012-03-31 13:26:57 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
ahb@80080000 {
|
|
|
|
mac0: ethernet@800f0000 {
|
|
|
|
phy-mode = "rmii";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&mac0_pins_a>;
|
2012-06-28 03:45:02 +00:00
|
|
|
phy-supply = <®_fec_3v3>;
|
|
|
|
phy-reset-gpios = <&gpio4 13 0>;
|
|
|
|
phy-reset-duration = <100>;
|
2012-03-31 13:26:57 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
mac1: ethernet@800f4000 {
|
|
|
|
phy-mode = "rmii";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&mac1_pins_a>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
2012-05-10 07:03:16 +00:00
|
|
|
|
|
|
|
regulators {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
|
|
|
reg_3p3v: 3p3v {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "3P3V";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
2012-06-28 03:45:01 +00:00
|
|
|
|
|
|
|
reg_vddio_sd0: vddio-sd0 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "vddio-sd0";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio3 28 0>;
|
|
|
|
};
|
2012-06-28 03:45:02 +00:00
|
|
|
|
|
|
|
reg_fec_3v3: fec-3v3 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "fec-3v3";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio2 15 0>;
|
|
|
|
};
|
2012-05-10 07:03:16 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
sound {
|
|
|
|
compatible = "fsl,imx28-evk-sgtl5000",
|
|
|
|
"fsl,mxs-audio-sgtl5000";
|
|
|
|
model = "imx28-evk-sgtl5000";
|
|
|
|
saif-controllers = <&saif0 &saif1>;
|
|
|
|
audio-codec = <&sgtl5000>;
|
|
|
|
};
|
2012-03-31 13:26:57 +00:00
|
|
|
};
|