2013-05-28 09:12:23 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
#include "vf610.dtsi"
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
model = "VF610 Tower Board";
|
|
|
|
|
compatible = "fsl,vf610-twr", "fsl,vf610";
|
|
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
|
bootargs = "console=ttyLP1,115200";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
memory {
|
|
|
|
|
reg = <0x80000000 0x8000000>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-11-02 20:36:44 +00:00
|
|
|
audio_ext: mclk_osc {
|
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
|
#clock-cells = <0>;
|
|
|
|
|
clock-frequency = <24576000>;
|
|
|
|
|
};
|
2013-05-28 09:12:23 +00:00
|
|
|
|
2014-11-02 20:36:44 +00:00
|
|
|
enet_ext: eth_osc {
|
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
|
#clock-cells = <0>;
|
|
|
|
|
clock-frequency = <50000000>;
|
2013-05-28 09:12:23 +00:00
|
|
|
};
|
|
|
|
|
|
2014-02-19 07:42:30 +00:00
|
|
|
regulators {
|
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
|
|
reg_3p3v: regulator@0 {
|
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
reg = <0>;
|
|
|
|
|
regulator-name = "3P3V";
|
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
};
|
2014-02-21 05:24:16 +00:00
|
|
|
|
|
|
|
|
reg_vcc_3v3_mcu: regulator@1 {
|
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
reg = <1>;
|
|
|
|
|
regulator-name = "vcc_3v3_mcu";
|
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
};
|
2014-02-19 07:42:30 +00:00
|
|
|
};
|
2014-02-19 07:42:31 +00:00
|
|
|
|
|
|
|
|
sound {
|
|
|
|
|
compatible = "simple-audio-card";
|
|
|
|
|
simple-audio-card,format = "i2s";
|
|
|
|
|
simple-audio-card,widgets =
|
|
|
|
|
"Microphone", "Microphone Jack",
|
|
|
|
|
"Headphone", "Headphone Jack",
|
|
|
|
|
"Speaker", "Speaker Ext",
|
|
|
|
|
"Line", "Line In Jack";
|
|
|
|
|
simple-audio-card,routing =
|
|
|
|
|
"MIC_IN", "Microphone Jack",
|
|
|
|
|
"Microphone Jack", "Mic Bias",
|
|
|
|
|
"LINE_IN", "Line In Jack",
|
|
|
|
|
"Headphone Jack", "HP_OUT",
|
|
|
|
|
"Speaker Ext", "LINE_OUT";
|
|
|
|
|
|
|
|
|
|
simple-audio-card,cpu {
|
|
|
|
|
sound-dai = <&sai2>;
|
|
|
|
|
frame-master;
|
|
|
|
|
bitclock-master;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
simple-audio-card,codec {
|
|
|
|
|
sound-dai = <&codec>;
|
|
|
|
|
frame-master;
|
|
|
|
|
bitclock-master;
|
|
|
|
|
};
|
|
|
|
|
};
|
2013-05-28 09:12:23 +00:00
|
|
|
};
|
|
|
|
|
|
2014-02-21 05:24:16 +00:00
|
|
|
&adc0 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&pinctrl_adc0_ad5>;
|
|
|
|
|
vref-supply = <®_vcc_3v3_mcu>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2014-11-02 20:36:44 +00:00
|
|
|
&clks {
|
|
|
|
|
clocks = <&sxosc>, <&fxosc>, <&enet_ext>, <&audio_ext>;
|
|
|
|
|
clock-names = "sxosc", "fxosc", "enet_ext", "audio_ext";
|
|
|
|
|
};
|
|
|
|
|
|
2013-08-30 03:19:49 +00:00
|
|
|
&dspi0 {
|
|
|
|
|
bus-num = <0>;
|
|
|
|
|
pinctrl-names = "default";
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl-0 = <&pinctrl_dspi0>;
|
2013-08-30 03:19:49 +00:00
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
|
|
sflash: at26df081a@0 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
compatible = "atmel,at26df081a";
|
|
|
|
|
spi-max-frequency = <16000000>;
|
|
|
|
|
spi-cpol;
|
|
|
|
|
spi-cpha;
|
|
|
|
|
reg = <0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2014-11-02 20:36:46 +00:00
|
|
|
&edma0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2014-03-06 16:40:34 +00:00
|
|
|
&esdhc1 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&pinctrl_esdhc1>;
|
|
|
|
|
bus-width = <4>;
|
2015-01-16 17:06:15 +00:00
|
|
|
cd-gpios = <&gpio4 6 GPIO_ACTIVE_LOW>;
|
2014-03-06 16:40:34 +00:00
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2013-05-28 09:12:23 +00:00
|
|
|
&fec0 {
|
|
|
|
|
phy-mode = "rmii";
|
net: fec: fix MDIO bus assignement for dual fec SoC's
On i.MX28, the MDIO bus is shared between the two FEC instances.
The driver makes sure that the second FEC uses the MDIO bus of the
first FEC. This is done conditionally if FEC_QUIRK_ENET_MAC is set.
However, in newer designs, such as Vybrid or i.MX6SX, each FEC MAC
has its own MDIO bus. Simply removing the quirk FEC_QUIRK_ENET_MAC
is not an option since other logic, triggered by this quirk, is
still needed.
Furthermore, there are board designs which use the same MDIO bus
for both PHY's even though the second bus would be available on the
SoC side. Such layout are popular since it saves pins on SoC side.
Due to the above quirk, those boards currently do work fine. The
boards in the mainline tree with such a layout are:
- Freescale Vybrid Tower with TWR-SER2 (vf610-twr.dts)
- Freescale i.MX6 SoloX SDB Board (imx6sx-sdb.dts)
This patch adds a new quirk FEC_QUIRK_SINGLE_MDIO for i.MX28, which
makes sure that the MDIO bus of the first FEC is used in any case.
However, the boards above do have a SoC with a MDIO bus for each FEC
instance. But the PHY's are not connected in a 1:1 configuration. A
proper device tree description is needed to allow the driver to
figure out where to find its PHY. This patch fixes that shortcoming
by adding a MDIO bus child node to the first FEC instance, along
with the two PHY's on that bus, and making use of the phy-handle
property to add a reference to the PHY's.
Acked-by: Sascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
2015-01-13 23:20:21 +00:00
|
|
|
phy-handle = <ðphy0>;
|
2013-05-28 09:12:23 +00:00
|
|
|
pinctrl-names = "default";
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl-0 = <&pinctrl_fec0>;
|
2013-05-28 09:12:23 +00:00
|
|
|
status = "okay";
|
net: fec: fix MDIO bus assignement for dual fec SoC's
On i.MX28, the MDIO bus is shared between the two FEC instances.
The driver makes sure that the second FEC uses the MDIO bus of the
first FEC. This is done conditionally if FEC_QUIRK_ENET_MAC is set.
However, in newer designs, such as Vybrid or i.MX6SX, each FEC MAC
has its own MDIO bus. Simply removing the quirk FEC_QUIRK_ENET_MAC
is not an option since other logic, triggered by this quirk, is
still needed.
Furthermore, there are board designs which use the same MDIO bus
for both PHY's even though the second bus would be available on the
SoC side. Such layout are popular since it saves pins on SoC side.
Due to the above quirk, those boards currently do work fine. The
boards in the mainline tree with such a layout are:
- Freescale Vybrid Tower with TWR-SER2 (vf610-twr.dts)
- Freescale i.MX6 SoloX SDB Board (imx6sx-sdb.dts)
This patch adds a new quirk FEC_QUIRK_SINGLE_MDIO for i.MX28, which
makes sure that the MDIO bus of the first FEC is used in any case.
However, the boards above do have a SoC with a MDIO bus for each FEC
instance. But the PHY's are not connected in a 1:1 configuration. A
proper device tree description is needed to allow the driver to
figure out where to find its PHY. This patch fixes that shortcoming
by adding a MDIO bus child node to the first FEC instance, along
with the two PHY's on that bus, and making use of the phy-handle
property to add a reference to the PHY's.
Acked-by: Sascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
2015-01-13 23:20:21 +00:00
|
|
|
|
|
|
|
|
mdio {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
|
|
|
reg = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ethphy1: ethernet-phy@1 {
|
|
|
|
|
reg = <1>;
|
|
|
|
|
};
|
|
|
|
|
};
|
2013-05-28 09:12:23 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&fec1 {
|
|
|
|
|
phy-mode = "rmii";
|
net: fec: fix MDIO bus assignement for dual fec SoC's
On i.MX28, the MDIO bus is shared between the two FEC instances.
The driver makes sure that the second FEC uses the MDIO bus of the
first FEC. This is done conditionally if FEC_QUIRK_ENET_MAC is set.
However, in newer designs, such as Vybrid or i.MX6SX, each FEC MAC
has its own MDIO bus. Simply removing the quirk FEC_QUIRK_ENET_MAC
is not an option since other logic, triggered by this quirk, is
still needed.
Furthermore, there are board designs which use the same MDIO bus
for both PHY's even though the second bus would be available on the
SoC side. Such layout are popular since it saves pins on SoC side.
Due to the above quirk, those boards currently do work fine. The
boards in the mainline tree with such a layout are:
- Freescale Vybrid Tower with TWR-SER2 (vf610-twr.dts)
- Freescale i.MX6 SoloX SDB Board (imx6sx-sdb.dts)
This patch adds a new quirk FEC_QUIRK_SINGLE_MDIO for i.MX28, which
makes sure that the MDIO bus of the first FEC is used in any case.
However, the boards above do have a SoC with a MDIO bus for each FEC
instance. But the PHY's are not connected in a 1:1 configuration. A
proper device tree description is needed to allow the driver to
figure out where to find its PHY. This patch fixes that shortcoming
by adding a MDIO bus child node to the first FEC instance, along
with the two PHY's on that bus, and making use of the phy-handle
property to add a reference to the PHY's.
Acked-by: Sascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
2015-01-13 23:20:21 +00:00
|
|
|
phy-handle = <ðphy1>;
|
2013-05-28 09:12:23 +00:00
|
|
|
pinctrl-names = "default";
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl-0 = <&pinctrl_fec1>;
|
2013-05-28 09:12:23 +00:00
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2013-08-16 05:02:19 +00:00
|
|
|
&i2c0 {
|
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
|
pinctrl-names = "default";
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl-0 = <&pinctrl_i2c0>;
|
2013-08-16 05:02:19 +00:00
|
|
|
status = "okay";
|
2014-02-19 07:42:30 +00:00
|
|
|
|
|
|
|
|
codec: sgtl5000@0a {
|
2014-02-19 07:42:31 +00:00
|
|
|
#sound-dai-cells = <0>;
|
2014-02-19 07:42:30 +00:00
|
|
|
compatible = "fsl,sgtl5000";
|
|
|
|
|
reg = <0x0a>;
|
|
|
|
|
VDDA-supply = <®_3p3v>;
|
|
|
|
|
VDDIO-supply = <®_3p3v>;
|
|
|
|
|
clocks = <&clks VF610_CLK_SAI2>;
|
|
|
|
|
};
|
2013-08-16 05:02:19 +00:00
|
|
|
};
|
|
|
|
|
|
2013-12-09 06:42:54 +00:00
|
|
|
&iomuxc {
|
|
|
|
|
vf610-twr {
|
2014-02-21 05:24:16 +00:00
|
|
|
pinctrl_adc0_ad5: adc0ad5grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTC30__ADC0_SE5 0xa1
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl_dspi0: dspi0grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTB19__DSPI0_CS0 0x1182
|
|
|
|
|
VF610_PAD_PTB20__DSPI0_SIN 0x1181
|
|
|
|
|
VF610_PAD_PTB21__DSPI0_SOUT 0x1182
|
|
|
|
|
VF610_PAD_PTB22__DSPI0_SCK 0x1182
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-03-06 16:40:34 +00:00
|
|
|
pinctrl_esdhc1: esdhc1grp {
|
2014-08-05 17:34:00 +00:00
|
|
|
fsl,pins = <
|
2014-03-06 16:40:34 +00:00
|
|
|
VF610_PAD_PTA24__ESDHC1_CLK 0x31ef
|
|
|
|
|
VF610_PAD_PTA25__ESDHC1_CMD 0x31ef
|
|
|
|
|
VF610_PAD_PTA26__ESDHC1_DAT0 0x31ef
|
|
|
|
|
VF610_PAD_PTA27__ESDHC1_DAT1 0x31ef
|
|
|
|
|
VF610_PAD_PTA28__ESDHC1_DATA2 0x31ef
|
|
|
|
|
VF610_PAD_PTA29__ESDHC1_DAT3 0x31ef
|
|
|
|
|
VF610_PAD_PTA7__GPIO_134 0x219d
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl_fec0: fec0grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTA6__RMII_CLKIN 0x30d1
|
|
|
|
|
VF610_PAD_PTC0__ENET_RMII0_MDC 0x30d3
|
|
|
|
|
VF610_PAD_PTC1__ENET_RMII0_MDIO 0x30d1
|
|
|
|
|
VF610_PAD_PTC2__ENET_RMII0_CRS 0x30d1
|
|
|
|
|
VF610_PAD_PTC3__ENET_RMII0_RXD1 0x30d1
|
|
|
|
|
VF610_PAD_PTC4__ENET_RMII0_RXD0 0x30d1
|
|
|
|
|
VF610_PAD_PTC5__ENET_RMII0_RXER 0x30d1
|
|
|
|
|
VF610_PAD_PTC6__ENET_RMII0_TXD1 0x30d2
|
|
|
|
|
VF610_PAD_PTC7__ENET_RMII0_TXD0 0x30d2
|
|
|
|
|
VF610_PAD_PTC8__ENET_RMII0_TXEN 0x30d2
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pinctrl_fec1: fec1grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTC9__ENET_RMII1_MDC 0x30d2
|
|
|
|
|
VF610_PAD_PTC10__ENET_RMII1_MDIO 0x30d3
|
|
|
|
|
VF610_PAD_PTC11__ENET_RMII1_CRS 0x30d1
|
2015-05-14 03:11:38 +00:00
|
|
|
VF610_PAD_PTC12__ENET_RMII1_RXD1 0x30d1
|
2013-12-09 06:42:54 +00:00
|
|
|
VF610_PAD_PTC13__ENET_RMII1_RXD0 0x30d1
|
|
|
|
|
VF610_PAD_PTC14__ENET_RMII1_RXER 0x30d1
|
|
|
|
|
VF610_PAD_PTC15__ENET_RMII1_TXD1 0x30d2
|
|
|
|
|
VF610_PAD_PTC16__ENET_RMII1_TXD0 0x30d2
|
|
|
|
|
VF610_PAD_PTC17__ENET_RMII1_TXEN 0x30d2
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
pinctrl_i2c0: i2c0grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTB14__I2C0_SCL 0x30d3
|
|
|
|
|
VF610_PAD_PTB15__I2C0_SDA 0x30d3
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-10-07 23:58:35 +00:00
|
|
|
pinctrl_nfc: nfcgrp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTD31__NF_IO15 0x28df
|
|
|
|
|
VF610_PAD_PTD30__NF_IO14 0x28df
|
|
|
|
|
VF610_PAD_PTD29__NF_IO13 0x28df
|
|
|
|
|
VF610_PAD_PTD28__NF_IO12 0x28df
|
|
|
|
|
VF610_PAD_PTD27__NF_IO11 0x28df
|
|
|
|
|
VF610_PAD_PTD26__NF_IO10 0x28df
|
|
|
|
|
VF610_PAD_PTD25__NF_IO9 0x28df
|
|
|
|
|
VF610_PAD_PTD24__NF_IO8 0x28df
|
|
|
|
|
VF610_PAD_PTD23__NF_IO7 0x28df
|
|
|
|
|
VF610_PAD_PTD22__NF_IO6 0x28df
|
|
|
|
|
VF610_PAD_PTD21__NF_IO5 0x28df
|
|
|
|
|
VF610_PAD_PTD20__NF_IO4 0x28df
|
|
|
|
|
VF610_PAD_PTD19__NF_IO3 0x28df
|
|
|
|
|
VF610_PAD_PTD18__NF_IO2 0x28df
|
|
|
|
|
VF610_PAD_PTD17__NF_IO1 0x28df
|
|
|
|
|
VF610_PAD_PTD16__NF_IO0 0x28df
|
|
|
|
|
VF610_PAD_PTB24__NF_WE_B 0x28c2
|
|
|
|
|
VF610_PAD_PTB25__NF_CE0_B 0x28c2
|
|
|
|
|
VF610_PAD_PTB27__NF_RE_B 0x28c2
|
|
|
|
|
VF610_PAD_PTC26__NF_RB_B 0x283d
|
|
|
|
|
VF610_PAD_PTC27__NF_ALE 0x28c2
|
|
|
|
|
VF610_PAD_PTC28__NF_CLE 0x28c2
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-03-24 02:22:15 +00:00
|
|
|
pinctrl_pwm0: pwm0grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTB0__FTM0_CH0 0x1582
|
|
|
|
|
VF610_PAD_PTB1__FTM0_CH1 0x1582
|
|
|
|
|
VF610_PAD_PTB2__FTM0_CH2 0x1582
|
|
|
|
|
VF610_PAD_PTB3__FTM0_CH3 0x1582
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-02-19 07:42:29 +00:00
|
|
|
pinctrl_sai2: sai2grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTA16__SAI2_TX_BCLK 0x02ed
|
|
|
|
|
VF610_PAD_PTA18__SAI2_TX_DATA 0x02ee
|
|
|
|
|
VF610_PAD_PTA19__SAI2_TX_SYNC 0x02ed
|
|
|
|
|
VF610_PAD_PTA21__SAI2_RX_BCLK 0x02ed
|
|
|
|
|
VF610_PAD_PTA22__SAI2_RX_DATA 0x02ed
|
|
|
|
|
VF610_PAD_PTA23__SAI2_RX_SYNC 0x02ed
|
|
|
|
|
VF610_PAD_PTB18__EXT_AUDIO_MCLK 0x02ed
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl_uart1: uart1grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTB4__UART1_TX 0x21a2
|
|
|
|
|
VF610_PAD_PTB5__UART1_RX 0x21a1
|
|
|
|
|
>;
|
|
|
|
|
};
|
2014-08-05 17:34:01 +00:00
|
|
|
|
|
|
|
|
pinctrl_uart2: uart2grp {
|
|
|
|
|
fsl,pins = <
|
|
|
|
|
VF610_PAD_PTB6__UART2_TX 0x21a2
|
|
|
|
|
VF610_PAD_PTB7__UART2_RX 0x21a1
|
|
|
|
|
>;
|
|
|
|
|
};
|
2013-12-09 06:42:54 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2015-10-07 23:58:35 +00:00
|
|
|
&nfc {
|
|
|
|
|
assigned-clocks = <&clks VF610_CLK_NFC>;
|
|
|
|
|
assigned-clock-rates = <33000000>;
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&pinctrl_nfc>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
|
|
nand@0 {
|
|
|
|
|
compatible = "fsl,vf610-nfc-nandcs";
|
|
|
|
|
reg = <0>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
nand-bus-width = <16>;
|
|
|
|
|
nand-ecc-mode = "hw";
|
|
|
|
|
nand-ecc-strength = <24>;
|
|
|
|
|
nand-ecc-step-size = <2048>;
|
|
|
|
|
nand-on-flash-bbt;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2014-03-24 02:22:16 +00:00
|
|
|
&pwm0 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&pinctrl_pwm0>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2014-02-19 07:42:29 +00:00
|
|
|
&sai2 {
|
2014-02-19 07:42:31 +00:00
|
|
|
#sound-dai-cells = <0>;
|
2014-02-19 07:42:29 +00:00
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&pinctrl_sai2>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2013-05-28 09:12:23 +00:00
|
|
|
&uart1 {
|
|
|
|
|
pinctrl-names = "default";
|
2013-12-09 06:42:54 +00:00
|
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
2013-05-28 09:12:23 +00:00
|
|
|
status = "okay";
|
|
|
|
|
};
|
2014-08-05 17:34:01 +00:00
|
|
|
|
|
|
|
|
&uart2 {
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
2014-08-18 20:07:17 +00:00
|
|
|
|
|
|
|
|
&usbdev0 {
|
|
|
|
|
disable-over-current;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usbh1 {
|
|
|
|
|
disable-over-current;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
2014-11-02 20:36:46 +00:00
|
|
|
|
2014-11-04 13:07:09 +00:00
|
|
|
&usbmisc0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usbmisc1 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
2014-11-02 20:36:46 +00:00
|
|
|
&usbphy0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usbphy1 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
