linux/arch/sparc64/kernel/dtlb_miss.S

/* DTLB ** ICACHE line 1: Context 0 check and TSB load	*/
	ldxa	[%g0] ASI_DMMU_TSB_8KB_PTR, %g1	! Get TSB 8K pointer
	ldxa	[%g0] ASI_DMMU, %g6		! Get TAG TARGET
	srlx	%g6, 48, %g5			! Get context
	brz,pn	%g5, kvmap_dtlb			! Context 0 processing
	 nop					! Delay slot (fill me)
	ldda	[%g1] ASI_NUCLEUS_QUAD_LDD, %g4	! Load TSB entry
	nop					! Push branch to next I$ line
	cmp	%g4, %g6			! Compare TAG

/* DTLB ** ICACHE line 2: TSB compare and TLB load	*/
	bne,pn	%xcc, tsb_miss_dtlb		! Miss
	 mov	FAULT_CODE_DTLB, %g3
	stxa	%g5, [%g0] ASI_DTLB_DATA_IN	! Load TLB
	retry					! Trap done
	nop
	nop
	nop
	nop

/* DTLB ** ICACHE line 3:				*/
	nop
	nop
	nop
	nop
	nop
	nop
	nop
	nop

/* DTLB ** ICACHE line 4: 				*/
	nop
	nop
	nop
	nop
	nop
	nop
	nop
	nop
[SPARC64]: Move away from virtual page tables, part 1. We now use the TSB hardware assist features of the UltraSPARC MMUs. SMP is currently knowingly broken, we need to find another place to store the per-cpu base pointers. We hid them away in the TSB base register, and that obviously will not work any more :-) Another known broken case is non-8KB base page size. Also noticed that flush_tlb_all() is not referenced anywhere, only the internal __flush_tlb_all() (local cpu only) is used by the sparc64 port, so we can get rid of flush_tlb_all(). The kernel gets it's own 8KB TSB (swapper_tsb) and each address space gets it's own private 8K TSB. Later we can add code to dynamically increase the size of per-process TSB as the RSS grows. An 8KB TSB is good enough for up to about a 4MB RSS, after which the TSB starts to incur many capacity and conflict misses. We even accumulate OBP translations into the kernel TSB. Another area for refinement is large page size support. We could use a secondary address space TSB to handle those. Signed-off-by: David S. Miller <davem@davemloft.net> 2006-02-01 02:29:18 +00:00			`/* DTLB ** ICACHE line 1: Context 0 check and TSB load */`
			`ldxa [%g0] ASI_DMMU_TSB_8KB_PTR, %g1 ! Get TSB 8K pointer`
			`ldxa [%g0] ASI_DMMU, %g6 ! Get TAG TARGET`
			`srlx %g6, 48, %g5 ! Get context`
			`brz,pn %g5, kvmap_dtlb ! Context 0 processing`
			`nop ! Delay slot (fill me)`
			`ldda [%g1] ASI_NUCLEUS_QUAD_LDD, %g4 ! Load TSB entry`
			`nop ! Push branch to next I$ line`
			`cmp %g4, %g6 ! Compare TAG`

			`/* DTLB ** ICACHE line 2: TSB compare and TLB load */`
			`bne,pn %xcc, tsb_miss_dtlb ! Miss`
			`mov FAULT_CODE_DTLB, %g3`
			`stxa %g5, [%g0] ASI_DTLB_DATA_IN ! Load TLB`
			`retry ! Trap done`
			`nop`
			`nop`
			`nop`
			`nop`

			`/* DTLB ** ICACHE line 3: */`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`

			`/* DTLB ** ICACHE line 4: */`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`
			`nop`