84 lines
2.2 KiB
C
84 lines
2.2 KiB
C
|
/*
|
||
|
|
* Marvell 88E6xxx Switch PTP support
|
||
|
|
*
|
||
|
|
* Copyright (c) 2008 Marvell Semiconductor
|
||
|
|
*
|
||
|
|
* Copyright (c) 2017 National Instruments
|
||
|
|
* Erik Hons <erik.hons@ni.com>
|
||
|
|
* Brandon Streiff <brandon.streiff@ni.com>
|
||
|
|
* Dane Wagner <dane.wagner@ni.com>
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _MV88E6XXX_PTP_H
|
||
|
|
#define _MV88E6XXX_PTP_H
|
||
|
|
|
||
|
|
#include "chip.h"
|
||
|
|
|
||
|
|
/* Offset 0x00: TAI Global Config */
|
||
|
|
#define MV88E6XXX_TAI_CFG 0x00
|
||
|
|
|
||
|
|
/* Offset 0x01: Timestamp Clock Period (ps) */
|
||
|
|
#define MV88E6XXX_TAI_CLOCK_PERIOD 0x01
|
||
|
|
|
||
|
|
/* Offset 0x02/0x03: Trigger Generation Amount */
|
||
|
|
#define MV88E6XXX_TAI_TRIG_GEN_AMOUNT_LO 0x02
|
||
|
|
#define MV88E6XXX_TAI_TRIG_GEN_AMOUNT_HI 0x03
|
||
|
|
|
||
|
|
/* Offset 0x04: Clock Compensation */
|
||
|
|
#define MV88E6XXX_TAI_TRIG_CLOCK_COMP 0x04
|
||
|
|
|
||
|
|
/* Offset 0x05: Trigger Configuration */
|
||
|
|
#define MV88E6XXX_TAI_TRIG_CFG 0x05
|
||
|
|
|
||
|
|
/* Offset 0x06: Ingress Rate Limiter Clock Generation Amount */
|
||
|
|
#define MV88E6XXX_TAI_IRL_AMOUNT 0x06
|
||
|
|
|
||
|
|
/* Offset 0x07: Ingress Rate Limiter Compensation */
|
||
|
|
#define MV88E6XXX_TAI_IRL_COMP 0x07
|
||
|
|
|
||
|
|
/* Offset 0x08: Ingress Rate Limiter Compensation */
|
||
|
|
#define MV88E6XXX_TAI_IRL_COMP_PS 0x08
|
||
|
|
|
||
|
|
/* Offset 0x09: Event Status */
|
||
|
|
#define MV88E6XXX_TAI_EVENT_STATUS 0x09
|
||
|
|
|
||
|
|
/* Offset 0x0A/0x0B: Event Time */
|
||
|
|
#define MV88E6XXX_TAI_EVENT_TIME_LO 0x0a
|
||
|
|
#define MV88E6XXX_TAI_EVENT_TYPE_HI 0x0b
|
||
|
|
|
||
|
|
/* Offset 0x0E/0x0F: PTP Global Time */
|
||
|
|
#define MV88E6XXX_TAI_TIME_LO 0x0e
|
||
|
|
#define MV88E6XXX_TAI_TIME_HI 0x0f
|
||
|
|
|
||
|
|
/* Offset 0x10/0x11: Trig Generation Time */
|
||
|
|
#define MV88E6XXX_TAI_TRIG_TIME_LO 0x10
|
||
|
|
#define MV88E6XXX_TAI_TRIG_TIME_HI 0x11
|
||
|
|
|
||
|
|
/* Offset 0x12: Lock Status */
|
||
|
|
#define MV88E6XXX_TAI_LOCK_STATUS 0x12
|
||
|
|
|
||
|
|
#ifdef CONFIG_NET_DSA_MV88E6XXX_PTP
|
||
|
|
|
||
|
|
int mv88e6xxx_ptp_setup(struct mv88e6xxx_chip *chip);
|
||
|
|
void mv88e6xxx_ptp_free(struct mv88e6xxx_chip *chip);
|
||
|
|
|
||
|
|
#else /* !CONFIG_NET_DSA_MV88E6XXX_PTP */
|
||
|
|
|
||
|
|
static inline int mv88e6xxx_ptp_setup(struct mv88e6xxx_chip *chip)
|
||
|
|
{
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void mv88e6xxx_ptp_free(struct mv88e6xxx_chip *chip)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif /* CONFIG_NET_DSA_MV88E6XXX_PTP */
|
||
|
|
|
||
|
|
#endif /* _MV88E6XXX_PTP_H */
|