2012-03-13 04:56:37 +00:00
|
|
|
* STMicroelectronics 10/100/1000 Ethernet driver (GMAC)
|
|
|
|
|
|
|
|
Required properties:
|
2012-07-18 13:28:26 +00:00
|
|
|
- compatible: Should be "snps,dwmac-<ip_version>" "snps,dwmac"
|
|
|
|
For backwards compatibility: "st,spear600-gmac" is also supported.
|
2012-03-13 04:56:37 +00:00
|
|
|
- reg: Address and length of the register set for the device
|
|
|
|
- interrupt-parent: Should be the phandle for the interrupt controller
|
|
|
|
that services interrupts for this device
|
|
|
|
- interrupts: Should contain the STMMAC interrupts
|
|
|
|
- interrupt-names: Should contain the interrupt names "macirq"
|
|
|
|
"eth_wake_irq" if this interrupt is supported in the "interrupts"
|
|
|
|
property
|
2014-02-17 23:41:59 +00:00
|
|
|
- phy-mode: See ethernet.txt file in the same directory.
|
2013-07-04 09:35:48 +00:00
|
|
|
- snps,reset-gpio gpio number for phy reset.
|
|
|
|
- snps,reset-active-low boolean flag to indicate if phy reset is active low.
|
|
|
|
- snps,reset-delays-us is triplet of delays
|
|
|
|
The 1st cell is reset pre-delay in micro seconds.
|
|
|
|
The 2nd cell is reset pulse in micro seconds.
|
|
|
|
The 3rd cell is reset post-delay in micro seconds.
|
2016-02-29 13:27:28 +00:00
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
- resets: Should contain a phandle to the STMMAC reset signal, if any
|
|
|
|
- reset-names: Should contain the reset signal name "stmmaceth", if a
|
|
|
|
reset phandle is given
|
|
|
|
- max-frame-size: See ethernet.txt file in the same directory
|
|
|
|
- clocks: If present, the first clock should be the GMAC main clock and
|
|
|
|
the second clock should be peripheral's register interface clock. Further
|
|
|
|
clocks may be specified in derived bindings.
|
|
|
|
- clock-names: One name for each entry in the clocks property, the
|
|
|
|
first one should be "stmmaceth" and the second one should be "pclk".
|
|
|
|
- clk_ptp_ref: this is the PTP reference clock; in case of the PTP is
|
|
|
|
available this clock is used for programming the Timestamp Addend Register.
|
|
|
|
If not passed then the system clock will be used and this is fine on some
|
|
|
|
platforms.
|
|
|
|
- tx-fifo-depth: See ethernet.txt file in the same directory
|
|
|
|
- rx-fifo-depth: See ethernet.txt file in the same directory
|
2013-07-04 09:35:41 +00:00
|
|
|
- snps,pbl Programmable Burst Length
|
2016-02-29 13:27:28 +00:00
|
|
|
- snps,aal Address-Aligned Beats
|
2013-07-04 09:35:41 +00:00
|
|
|
- snps,fixed-burst Program the DMA to use the fixed burst mode
|
|
|
|
- snps,mixed-burst Program the DMA to use the mixed burst mode
|
2013-08-28 10:55:39 +00:00
|
|
|
- snps,force_thresh_dma_mode Force DMA to use the threshold mode for
|
|
|
|
both tx and rx
|
|
|
|
- snps,force_sf_dma_mode Force DMA to use the Store and Forward
|
|
|
|
mode for both tx and rx. This flag is
|
|
|
|
ignored if force_thresh_dma_mode is set.
|
2014-07-31 20:49:15 +00:00
|
|
|
- snps,multicast-filter-bins: Number of multicast filter hash bins
|
|
|
|
supported by this device instance
|
|
|
|
- snps,perfect-filter-entries: Number of perfect filter entries supported
|
|
|
|
by this device instance
|
2016-06-24 13:16:26 +00:00
|
|
|
- snps,ps-speed: port selection speed that can be passed to the core when
|
|
|
|
PCS is supported. For example, this is used in case of SGMII
|
|
|
|
and MAC2MAC connection.
|
2016-02-29 13:27:28 +00:00
|
|
|
- AXI BUS Mode parameters: below the list of all the parameters to program the
|
|
|
|
AXI register inside the DMA module:
|
|
|
|
- snps,lpi_en: enable Low Power Interface
|
|
|
|
- snps,xit_frm: unlock on WoL
|
2016-04-25 00:24:15 +00:00
|
|
|
- snps,wr_osr_lmt: max write outstanding req. limit
|
|
|
|
- snps,rd_osr_lmt: max read outstanding req. limit
|
2016-02-29 13:27:28 +00:00
|
|
|
- snps,kbbe: do not cross 1KiB boundary.
|
|
|
|
- snps,axi_all: align address
|
|
|
|
- snps,blen: this is a vector of supported burst length.
|
|
|
|
- snps,fb: fixed-burst
|
|
|
|
- snps,mb: mixed-burst
|
|
|
|
- snps,rb: rebuild INCRx Burst
|
2016-04-01 09:37:33 +00:00
|
|
|
- snps,tso: this enables the TSO feature otherwise it will be managed by
|
|
|
|
MAC HW capability register.
|
2015-12-14 03:31:59 +00:00
|
|
|
- mdio: with compatible = "snps,dwmac-mdio", create and register mdio bus.
|
2012-03-13 04:56:37 +00:00
|
|
|
|
|
|
|
Examples:
|
|
|
|
|
2016-02-29 13:27:28 +00:00
|
|
|
stmmac_axi_setup: stmmac-axi-config {
|
|
|
|
snps,wr_osr_lmt = <0xf>;
|
|
|
|
snps,rd_osr_lmt = <0xf>;
|
|
|
|
snps,blen = <256 128 64 32 0 0 0>;
|
|
|
|
};
|
|
|
|
|
2012-03-13 04:56:37 +00:00
|
|
|
gmac0: ethernet@e0800000 {
|
|
|
|
compatible = "st,spear600-gmac";
|
|
|
|
reg = <0xe0800000 0x8000>;
|
|
|
|
interrupt-parent = <&vic1>;
|
|
|
|
interrupts = <24 23>;
|
|
|
|
interrupt-names = "macirq", "eth_wake_irq";
|
|
|
|
mac-address = [000000000000]; /* Filled in by U-Boot */
|
2014-01-20 11:39:00 +00:00
|
|
|
max-frame-size = <3800>;
|
2012-03-13 04:56:37 +00:00
|
|
|
phy-mode = "gmii";
|
2014-07-31 20:49:15 +00:00
|
|
|
snps,multicast-filter-bins = <256>;
|
|
|
|
snps,perfect-filter-entries = <128>;
|
2015-04-15 16:17:38 +00:00
|
|
|
rx-fifo-depth = <16384>;
|
|
|
|
tx-fifo-depth = <16384>;
|
2014-03-27 03:45:12 +00:00
|
|
|
clocks = <&clock>;
|
2014-08-18 21:59:28 +00:00
|
|
|
clock-names = "stmmaceth";
|
2016-02-29 13:27:28 +00:00
|
|
|
snps,axi-config = <&stmmac_axi_setup>;
|
2015-12-14 03:31:59 +00:00
|
|
|
mdio0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "snps,dwmac-mdio";
|
|
|
|
phy1: ethernet-phy@0 {
|
|
|
|
};
|
|
|
|
};
|
2012-03-13 04:56:37 +00:00
|
|
|
};
|