forked from Minki/linux
276 lines
11 KiB
C
276 lines
11 KiB
C
|
/*
|
||
|
|
* include/asm-arm/arch-pxa/pcm990_baseboard.h
|
||
|
|
*
|
||
|
|
* (c) 2003 Phytec Messtechnik GmbH <armlinux@phytec.de>
|
||
|
|
* (c) 2007 Juergen Beisert <j.beisert@pengutronix.de>
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <asm/arch/pcm027.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* definitions relevant only when the PCM-990
|
||
|
|
* development base board is in use
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* CPLD's interrupt controller is connected to PCM-027 GPIO 9 */
|
||
|
|
#define PCM990_CTRL_INT_IRQ_GPIO 9
|
||
|
|
#define PCM990_CTRL_INT_IRQ IRQ_GPIO(PCM990_CTRL_INT_IRQ_GPIO)
|
||
|
|
#define PCM990_CTRL_INT_IRQ_EDGE IRQT_RISING
|
||
|
|
#define PCM990_CTRL_PHYS PXA_CS1_PHYS /* 16-Bit */
|
||
|
|
#define PCM990_CTRL_BASE 0xea000000
|
||
|
|
#define PCM990_CTRL_SIZE (1*1024*1024)
|
||
|
|
|
||
|
|
#define PCM990_CTRL_PWR_IRQ_GPIO 14
|
||
|
|
#define PCM990_CTRL_PWR_IRQ IRQ_GPIO(PCM990_CTRL_PWR_IRQ_GPIO)
|
||
|
|
#define PCM990_CTRL_PWR_IRQ_EDGE IRQT_RISING
|
||
|
|
|
||
|
|
/* visible CPLD (U7) registers */
|
||
|
|
#define PCM990_CTRL_REG0 0x0000 /* RESET REGISTER */
|
||
|
|
#define PCM990_CTRL_SYSRES 0x0001 /* System RESET REGISTER */
|
||
|
|
#define PCM990_CTRL_RESOUT 0x0002 /* RESETOUT Enable REGISTER */
|
||
|
|
#define PCM990_CTRL_RESGPIO 0x0004 /* RESETGPIO Enable REGISTER */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG1 0x0002 /* Power REGISTER */
|
||
|
|
#define PCM990_CTRL_5VOFF 0x0001 /* Disable 5V Regulators */
|
||
|
|
#define PCM990_CTRL_CANPWR 0x0004 /* Enable CANPWR ADUM */
|
||
|
|
#define PCM990_CTRL_PM_5V 0x0008 /* Read 5V OK */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG2 0x0004 /* LED REGISTER */
|
||
|
|
#define PCM990_CTRL_LEDPWR 0x0001 /* POWER LED enable */
|
||
|
|
#define PCM990_CTRL_LEDBAS 0x0002 /* BASIS LED enable */
|
||
|
|
#define PCM990_CTRL_LEDUSR 0x0004 /* USER LED enable */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG3 0x0006 /* LCD CTRL REGISTER 3 */
|
||
|
|
#define PCM990_CTRL_LCDPWR 0x0001 /* RW LCD Power on */
|
||
|
|
#define PCM990_CTRL_LCDON 0x0002 /* RW LCD Latch on */
|
||
|
|
#define PCM990_CTRL_LCDPOS1 0x0004 /* RW POS 1 */
|
||
|
|
#define PCM990_CTRL_LCDPOS2 0x0008 /* RW POS 2 */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG4 0x0008 /* MMC1 CTRL REGISTER 4 */
|
||
|
|
#define PCM990_CTRL_MMC1PWR 0x0001 /* RW MMC1 Power on */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG5 0x000A /* MMC2 CTRL REGISTER 5 */
|
||
|
|
#define PCM990_CTRL_MMC2PWR 0x0001 /* RW MMC2 Power on */
|
||
|
|
#define PCM990_CTRL_MMC2LED 0x0002 /* RW MMC2 LED */
|
||
|
|
#define PCM990_CTRL_MMC2DE 0x0004 /* R MMC2 Card detect */
|
||
|
|
#define PCM990_CTRL_MMC2WP 0x0008 /* R MMC2 Card write protect */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG6 0x000C /* Interrupt Clear REGISTER */
|
||
|
|
#define PCM990_CTRL_INTC0 0x0001 /* Clear Reg BT Detect */
|
||
|
|
#define PCM990_CTRL_INTC1 0x0002 /* Clear Reg FR RI */
|
||
|
|
#define PCM990_CTRL_INTC2 0x0004 /* Clear Reg MMC1 Detect */
|
||
|
|
#define PCM990_CTRL_INTC3 0x0008 /* Clear Reg PM_5V off */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG7 0x000E /* Interrupt Enable REGISTER */
|
||
|
|
#define PCM990_CTRL_ENAINT0 0x0001 /* Enable Int BT Detect */
|
||
|
|
#define PCM990_CTRL_ENAINT1 0x0002 /* Enable Int FR RI */
|
||
|
|
#define PCM990_CTRL_ENAINT2 0x0004 /* Enable Int MMC1 Detect */
|
||
|
|
#define PCM990_CTRL_ENAINT3 0x0008 /* Enable Int PM_5V off */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG8 0x0014 /* Uart REGISTER */
|
||
|
|
#define PCM990_CTRL_FFSD 0x0001 /* BT Uart Enable */
|
||
|
|
#define PCM990_CTRL_BTSD 0x0002 /* FF Uart Enable */
|
||
|
|
#define PCM990_CTRL_FFRI 0x0004 /* FF Uart RI detect */
|
||
|
|
#define PCM990_CTRL_BTRX 0x0008 /* BT Uart Rx detect */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG9 0x0010 /* AC97 Flash REGISTER */
|
||
|
|
#define PCM990_CTRL_FLWP 0x0001 /* pC Flash Write Protect */
|
||
|
|
#define PCM990_CTRL_FLDIS 0x0002 /* pC Flash Disable */
|
||
|
|
#define PCM990_CTRL_AC97ENA 0x0004 /* Enable AC97 Expansion */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG10 0x0012 /* GPS-REGISTER */
|
||
|
|
#define PCM990_CTRL_GPSPWR 0x0004 /* GPS-Modul Power on */
|
||
|
|
#define PCM990_CTRL_GPSENA 0x0008 /* GPS-Modul Enable */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_REG11 0x0014 /* Accu REGISTER */
|
||
|
|
#define PCM990_CTRL_ACENA 0x0001 /* Charge Enable */
|
||
|
|
#define PCM990_CTRL_ACSEL 0x0002 /* Charge Akku -> DC Enable */
|
||
|
|
#define PCM990_CTRL_ACPRES 0x0004 /* DC Present */
|
||
|
|
#define PCM990_CTRL_ACALARM 0x0008 /* Error Akku */
|
||
|
|
|
||
|
|
#define PCM990_CTRL_P2V(x) ((x) - PCM990_CTRL_PHYS + PCM990_CTRL_BASE)
|
||
|
|
#define PCM990_CTRL_V2P(x) ((x) - PCM990_CTRL_BASE + PCM990_CTRL_PHYS)
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
# define __PCM990_CTRL_REG(x) \
|
||
|
|
(*((volatile unsigned char *)PCM990_CTRL_P2V(x)))
|
||
|
|
#else
|
||
|
|
# define __PCM990_CTRL_REG(x) PCM990_CTRL_P2V(x)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define PCM990_INTMSKENA __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG7)
|
||
|
|
#define PCM990_INTSETCLR __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG6)
|
||
|
|
#define PCM990_CTRL0 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG0)
|
||
|
|
#define PCM990_CTRL1 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG1)
|
||
|
|
#define PCM990_CTRL2 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG2)
|
||
|
|
#define PCM990_CTRL3 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG3)
|
||
|
|
#define PCM990_CTRL4 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG4)
|
||
|
|
#define PCM990_CTRL5 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG5)
|
||
|
|
#define PCM990_CTRL6 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG6)
|
||
|
|
#define PCM990_CTRL7 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG7)
|
||
|
|
#define PCM990_CTRL8 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG8)
|
||
|
|
#define PCM990_CTRL9 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG9)
|
||
|
|
#define PCM990_CTRL10 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG10)
|
||
|
|
#define PCM990_CTRL11 __PCM990_CTRL_REG(PCM990_CTRL_PHYS + PCM990_CTRL_REG11)
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* IDE
|
||
|
|
*/
|
||
|
|
#define PCM990_IDE_IRQ_GPIO 13
|
||
|
|
#define PCM990_IDE_IRQ IRQ_GPIO(PCM990_IDE_IRQ_GPIO)
|
||
|
|
#define PCM990_IDE_IRQ_EDGE IRQT_RISING
|
||
|
|
#define PCM990_IDE_PLD_PHYS 0x20000000 /* 16 bit wide */
|
||
|
|
#define PCM990_IDE_PLD_BASE 0xee000000
|
||
|
|
#define PCM990_IDE_PLD_SIZE (1*1024*1024)
|
||
|
|
|
||
|
|
/* visible CPLD (U6) registers */
|
||
|
|
#define PCM990_IDE_PLD_REG0 0x1000 /* OFFSET IDE REGISTER 0 */
|
||
|
|
#define PCM990_IDE_PM5V 0x0004 /* R System VCC_5V */
|
||
|
|
#define PCM990_IDE_STBY 0x0008 /* R System StandBy */
|
||
|
|
|
||
|
|
#define PCM990_IDE_PLD_REG1 0x1002 /* OFFSET IDE REGISTER 1 */
|
||
|
|
#define PCM990_IDE_IDEMODE 0x0001 /* R TrueIDE Mode */
|
||
|
|
#define PCM990_IDE_DMAENA 0x0004 /* RW DMA Enable */
|
||
|
|
#define PCM990_IDE_DMA1_0 0x0008 /* RW 1=DREQ1 0=DREQ0 */
|
||
|
|
|
||
|
|
#define PCM990_IDE_PLD_REG2 0x1004 /* OFFSET IDE REGISTER 2 */
|
||
|
|
#define PCM990_IDE_RESENA 0x0001 /* RW IDE Reset Bit enable */
|
||
|
|
#define PCM990_IDE_RES 0x0002 /* RW IDE Reset Bit */
|
||
|
|
#define PCM990_IDE_RDY 0x0008 /* RDY */
|
||
|
|
|
||
|
|
#define PCM990_IDE_PLD_REG3 0x1006 /* OFFSET IDE REGISTER 3 */
|
||
|
|
#define PCM990_IDE_IDEOE 0x0001 /* RW Latch on Databus */
|
||
|
|
#define PCM990_IDE_IDEON 0x0002 /* RW Latch on Control Address */
|
||
|
|
#define PCM990_IDE_IDEIN 0x0004 /* RW Latch on Interrupt usw. */
|
||
|
|
|
||
|
|
#define PCM990_IDE_PLD_REG4 0x1008 /* OFFSET IDE REGISTER 4 */
|
||
|
|
#define PCM990_IDE_PWRENA 0x0001 /* RW IDE Power enable */
|
||
|
|
#define PCM990_IDE_5V 0x0002 /* R IDE Power 5V */
|
||
|
|
#define PCM990_IDE_PWG 0x0008 /* R IDE Power is on */
|
||
|
|
|
||
|
|
#define PCM990_IDE_PLD_P2V(x) ((x) - PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_BASE)
|
||
|
|
#define PCM990_IDE_PLD_V2P(x) ((x) - PCM990_IDE_PLD_BASE + PCM990_IDE_PLD_PHYS)
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
# define __PCM990_IDE_PLD_REG(x) \
|
||
|
|
(*((volatile unsigned char *)PCM990_IDE_PLD_P2V(x)))
|
||
|
|
#else
|
||
|
|
# define __PCM990_IDE_PLD_REG(x) PCM990_IDE_PLD_P2V(x)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define PCM990_IDE0 \
|
||
|
|
__PCM990_IDE_PLD_REG(PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_REG0)
|
||
|
|
#define PCM990_IDE1 \
|
||
|
|
__PCM990_IDE_PLD_REG(PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_REG1)
|
||
|
|
#define PCM990_IDE2 \
|
||
|
|
__PCM990_IDE_PLD_REG(PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_REG2)
|
||
|
|
#define PCM990_IDE3 \
|
||
|
|
__PCM990_IDE_PLD_REG(PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_REG3)
|
||
|
|
#define PCM990_IDE4 \
|
||
|
|
__PCM990_IDE_PLD_REG(PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_REG4)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Compact Flash
|
||
|
|
*/
|
||
|
|
#define PCM990_CF_IRQ_GPIO 11
|
||
|
|
#define PCM990_CF_IRQ IRQ_GPIO(PCM990_CF_IRQ_GPIO)
|
||
|
|
#define PCM990_CF_IRQ_EDGE IRQT_RISING
|
||
|
|
|
||
|
|
#define PCM990_CF_CD_GPIO 12
|
||
|
|
#define PCM990_CF_CD IRQ_GPIO(PCM990_CF_CD_GPIO)
|
||
|
|
#define PCM990_CF_CD_EDGE IRQT_RISING
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_PHYS 0x30000000 /* 16 bit wide */
|
||
|
|
#define PCM990_CF_PLD_BASE 0xef000000
|
||
|
|
#define PCM990_CF_PLD_SIZE (1*1024*1024)
|
||
|
|
#define PCM990_CF_PLD_P2V(x) ((x) - PCM990_CF_PLD_PHYS + PCM990_CF_PLD_BASE)
|
||
|
|
#define PCM990_CF_PLD_V2P(x) ((x) - PCM990_CF_PLD_BASE + PCM990_CF_PLD_PHYS)
|
||
|
|
|
||
|
|
/* visible CPLD (U6) registers */
|
||
|
|
#define PCM990_CF_PLD_REG0 0x1000 /* OFFSET CF REGISTER 0 */
|
||
|
|
#define PCM990_CF_REG0_LED 0x0001 /* RW LED on */
|
||
|
|
#define PCM990_CF_REG0_BLK 0x0002 /* RW LED flash when access */
|
||
|
|
#define PCM990_CF_REG0_PM5V 0x0004 /* R System VCC_5V enable */
|
||
|
|
#define PCM990_CF_REG0_STBY 0x0008 /* R System StandBy */
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_REG1 0x1002 /* OFFSET CF REGISTER 1 */
|
||
|
|
#define PCM990_CF_REG1_IDEMODE 0x0001 /* RW CF card run as TrueIDE */
|
||
|
|
#define PCM990_CF_REG1_CF0 0x0002 /* RW CF card at ADDR 0x28000000 */
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_REG2 0x1004 /* OFFSET CF REGISTER 2 */
|
||
|
|
#define PCM990_CF_REG2_RES 0x0002 /* RW CF RESET BIT */
|
||
|
|
#define PCM990_CF_REG2_RDYENA 0x0004 /* RW Enable CF_RDY */
|
||
|
|
#define PCM990_CF_REG2_RDY 0x0008 /* R CF_RDY auf PWAIT */
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_REG3 0x1006 /* OFFSET CF REGISTER 3 */
|
||
|
|
#define PCM990_CF_REG3_CFOE 0x0001 /* RW Latch on Databus */
|
||
|
|
#define PCM990_CF_REG3_CFON 0x0002 /* RW Latch on Control Address */
|
||
|
|
#define PCM990_CF_REG3_CFIN 0x0004 /* RW Latch on Interrupt usw. */
|
||
|
|
#define PCM990_CF_REG3_CFCD 0x0008 /* RW Latch on CD1/2 VS1/2 usw */
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_REG4 0x1008 /* OFFSET CF REGISTER 4 */
|
||
|
|
#define PCM990_CF_REG4_PWRENA 0x0001 /* RW CF Power on (CD1/2 = "00") */
|
||
|
|
#define PCM990_CF_REG4_5_3V 0x0002 /* RW 1 = 5V CF_VCC 0 = 3 V CF_VCC */
|
||
|
|
#define PCM990_CF_REG4_3B 0x0004 /* RW 3.0V Backup from VCC (5_3V=0) */
|
||
|
|
#define PCM990_CF_REG4_PWG 0x0008 /* R CF-Power is on */
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_REG5 0x100A /* OFFSET CF REGISTER 5 */
|
||
|
|
#define PCM990_CF_REG5_BVD1 0x0001 /* R CF /BVD1 */
|
||
|
|
#define PCM990_CF_REG5_BVD2 0x0002 /* R CF /BVD2 */
|
||
|
|
#define PCM990_CF_REG5_VS1 0x0004 /* R CF /VS1 */
|
||
|
|
#define PCM990_CF_REG5_VS2 0x0008 /* R CF /VS2 */
|
||
|
|
|
||
|
|
#define PCM990_CF_PLD_REG6 0x100C /* OFFSET CF REGISTER 6 */
|
||
|
|
#define PCM990_CF_REG6_CD1 0x0001 /* R CF Card_Detect1 */
|
||
|
|
#define PCM990_CF_REG6_CD2 0x0002 /* R CF Card_Detect2 */
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
# define __PCM990_CF_PLD_REG(x) \
|
||
|
|
(*((volatile unsigned char *)PCM990_CF_PLD_P2V(x)))
|
||
|
|
#else
|
||
|
|
# define __PCM990_CF_PLD_REG(x) PCM990_CF_PLD_P2V(x)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define PCM990_CF0 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG0)
|
||
|
|
#define PCM990_CF1 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG1)
|
||
|
|
#define PCM990_CF2 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG2)
|
||
|
|
#define PCM990_CF3 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG3)
|
||
|
|
#define PCM990_CF4 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG4)
|
||
|
|
#define PCM990_CF5 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG5)
|
||
|
|
#define PCM990_CF6 __PCM990_CF_PLD_REG(PCM990_CF_PLD_PHYS + PCM990_CF_PLD_REG6)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Wolfson AC97 Touch
|
||
|
|
*/
|
||
|
|
#define PCM990_AC97_IRQ_GPIO 10
|
||
|
|
#define PCM990_AC97_IRQ IRQ_GPIO(PCM990_AC97_IRQ_GPIO)
|
||
|
|
#define PCM990_AC97_IRQ_EDGE IRQT_RISING
|
||
|
|
|
||
|
|
/*
|
||
|
|
* MMC phyCORE
|
||
|
|
*/
|
||
|
|
#define PCM990_MMC0_IRQ_GPIO 9
|
||
|
|
#define PCM990_MMC0_IRQ IRQ_GPIO(PCM990_MMC0_IRQ_GPIO)
|
||
|
|
#define PCM990_MMC0_IRQ_EDGE IRQT_FALLING
|
||
|
|
|
||
|
|
/*
|
||
|
|
* USB phyCore
|
||
|
|
*/
|
||
|
|
#define PCM990_USB_OVERCURRENT (88 | GPIO_ALT_FN_1_IN)
|
||
|
|
#define PCM990_USB_PWR_EN (89 | GPIO_ALT_FN_2_OUT)
|