License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 14:07:57 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2005-04-16 22:20:36 +00:00
|
|
|
/* cpu.c: Dinky routines to look for the kind of Sparc cpu
|
|
|
|
* we are on.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
|
|
|
|
*/
|
|
|
|
|
2011-04-21 22:45:45 +00:00
|
|
|
#include <linux/seq_file.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/kernel.h>
|
2011-07-22 17:18:16 +00:00
|
|
|
#include <linux/export.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/smp.h>
|
|
|
|
#include <linux/threads.h>
|
2008-12-07 08:04:30 +00:00
|
|
|
|
|
|
|
#include <asm/spitfire.h>
|
2011-04-21 22:45:45 +00:00
|
|
|
#include <asm/pgtable.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/oplib.h>
|
2011-04-21 22:45:45 +00:00
|
|
|
#include <asm/setup.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/head.h>
|
|
|
|
#include <asm/psr.h>
|
|
|
|
#include <asm/mbus.h>
|
|
|
|
#include <asm/cpudata.h>
|
|
|
|
|
2008-12-07 08:02:08 +00:00
|
|
|
#include "kernel.h"
|
2014-04-21 19:39:30 +00:00
|
|
|
#include "entry.h"
|
2008-12-07 08:02:08 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
DEFINE_PER_CPU(cpuinfo_sparc, __cpu_data) = { 0 };
|
2009-01-09 00:58:05 +00:00
|
|
|
EXPORT_PER_CPU_SYMBOL(__cpu_data);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2011-04-21 22:45:45 +00:00
|
|
|
int ncpus_probed;
|
|
|
|
unsigned int fsr_storage;
|
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
struct cpu_info {
|
2008-12-06 03:07:35 +00:00
|
|
|
int psr_vers;
|
2008-12-07 08:03:26 +00:00
|
|
|
const char *name;
|
2009-01-22 07:16:40 +00:00
|
|
|
const char *pmu_name;
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
struct fpu_info {
|
2008-12-06 03:07:35 +00:00
|
|
|
int fp_vers;
|
2008-12-07 08:03:26 +00:00
|
|
|
const char *name;
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
#define NOCPU 8
|
|
|
|
#define NOFPU 8
|
|
|
|
|
|
|
|
struct manufacturer_info {
|
|
|
|
int psr_impl;
|
|
|
|
struct cpu_info cpu_info[NOCPU];
|
|
|
|
struct fpu_info fpu_info[NOFPU];
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
#define CPU(ver, _name) \
|
|
|
|
{ .psr_vers = ver, .name = _name }
|
|
|
|
|
2009-01-22 07:16:40 +00:00
|
|
|
#define CPU_PMU(ver, _name, _pmu_name) \
|
|
|
|
{ .psr_vers = ver, .name = _name, .pmu_name = _pmu_name }
|
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
#define FPU(ver, _name) \
|
|
|
|
{ .fp_vers = ver, .name = _name }
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
static const struct manufacturer_info __initconst manufacturer_info[] = {
|
|
|
|
{
|
|
|
|
0,
|
2008-12-06 03:07:35 +00:00
|
|
|
/* Sun4/100, 4/200, SLC */
|
2008-12-07 08:03:26 +00:00
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "Fujitsu MB86900/1A or LSI L64831 SparcKIT-40"),
|
|
|
|
/* borned STP1012PGA */
|
|
|
|
CPU(4, "Fujitsu MB86904"),
|
|
|
|
CPU(5, "Fujitsu TurboSparc MB86907"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(0, "Fujitsu MB86910 or Weitek WTL1164/5"),
|
|
|
|
FPU(1, "Fujitsu MB86911 or Weitek WTL1164/5 or LSI L64831"),
|
|
|
|
FPU(2, "LSI Logic L64802 or Texas Instruments ACT8847"),
|
|
|
|
/* SparcStation SLC, SparcStation1 */
|
|
|
|
FPU(3, "Weitek WTL3170/2"),
|
|
|
|
/* SPARCstation-5 */
|
|
|
|
FPU(4, "Lsi Logic/Meiko L64804 or compatible"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
1,
|
|
|
|
.cpu_info = {
|
|
|
|
/* SparcStation2, SparcServer 490 & 690 */
|
|
|
|
CPU(0, "LSI Logic Corporation - L64811"),
|
|
|
|
/* SparcStation2 */
|
|
|
|
CPU(1, "Cypress/ROSS CY7C601"),
|
|
|
|
/* Embedded controller */
|
|
|
|
CPU(3, "Cypress/ROSS CY7C611"),
|
|
|
|
/* Ross Technologies HyperSparc */
|
|
|
|
CPU(0xf, "ROSS HyperSparc RT620"),
|
|
|
|
CPU(0xe, "ROSS HyperSparc RT625 or RT626"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(0, "ROSS HyperSparc combined IU/FPU"),
|
|
|
|
FPU(1, "Lsi Logic L64814"),
|
|
|
|
FPU(2, "Texas Instruments TMS390-C602A"),
|
|
|
|
FPU(3, "Cypress CY7C602 FPU"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
2,
|
|
|
|
.cpu_info = {
|
|
|
|
/* ECL Implementation, CRAY S-MP Supercomputer... AIEEE! */
|
|
|
|
/* Someone please write the code to support this beast! ;) */
|
|
|
|
CPU(0, "Bipolar Integrated Technology - B5010"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
3,
|
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "LSI Logic Corporation - unknown-type"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
2012-05-25 21:20:11 +00:00
|
|
|
PSR_IMPL_TI,
|
2008-12-07 08:03:26 +00:00
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "Texas Instruments, Inc. - SuperSparc-(II)"),
|
|
|
|
/* SparcClassic -- borned STP1010TAB-50*/
|
|
|
|
CPU(1, "Texas Instruments, Inc. - MicroSparc"),
|
|
|
|
CPU(2, "Texas Instruments, Inc. - MicroSparc II"),
|
|
|
|
CPU(3, "Texas Instruments, Inc. - SuperSparc 51"),
|
|
|
|
CPU(4, "Texas Instruments, Inc. - SuperSparc 61"),
|
|
|
|
CPU(5, "Texas Instruments, Inc. - unknown"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
/* SuperSparc 50 module */
|
|
|
|
FPU(0, "SuperSparc on-chip FPU"),
|
|
|
|
/* SparcClassic */
|
|
|
|
FPU(4, "TI MicroSparc on chip FPU"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
5,
|
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "Matsushita - MN10501"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(0, "Matsushita MN10501"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
6,
|
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "Philips Corporation - unknown"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
7,
|
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "Harvest VLSI Design Center, Inc. - unknown"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
8,
|
|
|
|
.cpu_info = {
|
|
|
|
CPU(0, "Systems and Processes Engineering Corporation (SPEC)"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
9,
|
|
|
|
.cpu_info = {
|
|
|
|
/* Gallium arsenide 200MHz, BOOOOGOOOOMIPS!!! */
|
|
|
|
CPU(0, "Fujitsu or Weitek Power-UP"),
|
|
|
|
CPU(1, "Fujitsu or Weitek Power-UP"),
|
|
|
|
CPU(2, "Fujitsu or Weitek Power-UP"),
|
|
|
|
CPU(3, "Fujitsu or Weitek Power-UP"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(3, "Fujitsu or Weitek on-chip FPU"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
2009-12-02 04:30:20 +00:00
|
|
|
},{
|
2012-05-25 21:20:11 +00:00
|
|
|
PSR_IMPL_LEON, /* Aeroflex Gaisler */
|
2009-12-02 04:30:20 +00:00
|
|
|
.cpu_info = {
|
|
|
|
CPU(3, "LEON"),
|
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(2, "GRFPU"),
|
|
|
|
FPU(3, "GRFPU-Lite"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
2008-12-07 08:04:30 +00:00
|
|
|
},{
|
|
|
|
0x17,
|
|
|
|
.cpu_info = {
|
2009-01-22 07:16:40 +00:00
|
|
|
CPU_PMU(0x10, "TI UltraSparc I (SpitFire)", "ultra12"),
|
|
|
|
CPU_PMU(0x11, "TI UltraSparc II (BlackBird)", "ultra12"),
|
|
|
|
CPU_PMU(0x12, "TI UltraSparc IIi (Sabre)", "ultra12"),
|
|
|
|
CPU_PMU(0x13, "TI UltraSparc IIe (Hummingbird)", "ultra12"),
|
2008-12-07 08:04:30 +00:00
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(0x10, "UltraSparc I integrated FPU"),
|
|
|
|
FPU(0x11, "UltraSparc II integrated FPU"),
|
|
|
|
FPU(0x12, "UltraSparc IIi integrated FPU"),
|
|
|
|
FPU(0x13, "UltraSparc IIe integrated FPU"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
0x22,
|
|
|
|
.cpu_info = {
|
2009-01-22 07:16:40 +00:00
|
|
|
CPU_PMU(0x10, "TI UltraSparc I (SpitFire)", "ultra12"),
|
2008-12-07 08:04:30 +00:00
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(0x10, "UltraSparc I integrated FPU"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
|
|
|
},{
|
|
|
|
0x3e,
|
|
|
|
.cpu_info = {
|
2009-01-22 07:16:40 +00:00
|
|
|
CPU_PMU(0x14, "TI UltraSparc III (Cheetah)", "ultra3"),
|
|
|
|
CPU_PMU(0x15, "TI UltraSparc III+ (Cheetah+)", "ultra3+"),
|
|
|
|
CPU_PMU(0x16, "TI UltraSparc IIIi (Jalapeno)", "ultra3i"),
|
|
|
|
CPU_PMU(0x18, "TI UltraSparc IV (Jaguar)", "ultra3+"),
|
|
|
|
CPU_PMU(0x19, "TI UltraSparc IV+ (Panther)", "ultra4+"),
|
|
|
|
CPU_PMU(0x22, "TI UltraSparc IIIi+ (Serrano)", "ultra3i"),
|
2008-12-07 08:04:30 +00:00
|
|
|
CPU(-1, NULL)
|
|
|
|
},
|
|
|
|
.fpu_info = {
|
|
|
|
FPU(0x14, "UltraSparc III integrated FPU"),
|
|
|
|
FPU(0x15, "UltraSparc III+ integrated FPU"),
|
|
|
|
FPU(0x16, "UltraSparc IIIi integrated FPU"),
|
|
|
|
FPU(0x18, "UltraSparc IV integrated FPU"),
|
|
|
|
FPU(0x19, "UltraSparc IV+ integrated FPU"),
|
|
|
|
FPU(0x22, "UltraSparc IIIi+ integrated FPU"),
|
|
|
|
FPU(-1, NULL)
|
|
|
|
}
|
2008-12-07 08:03:26 +00:00
|
|
|
}};
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
/* In order to get the fpu type correct, you need to take the IDPROM's
|
|
|
|
* machine type value into consideration too. I will fix this.
|
|
|
|
*/
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2011-04-21 22:45:45 +00:00
|
|
|
static const char *sparc_cpu_type;
|
|
|
|
static const char *sparc_fpu_type;
|
2009-01-22 07:16:40 +00:00
|
|
|
const char *sparc_pmu_type;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
|
2011-04-21 22:46:21 +00:00
|
|
|
static void __init set_cpu_and_fpu(int psr_impl, int psr_vers, int fpu_vers)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2009-01-18 07:10:35 +00:00
|
|
|
const struct manufacturer_info *manuf;
|
|
|
|
int i;
|
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
sparc_cpu_type = NULL;
|
|
|
|
sparc_fpu_type = NULL;
|
2009-01-22 07:16:40 +00:00
|
|
|
sparc_pmu_type = NULL;
|
2009-01-18 07:10:35 +00:00
|
|
|
manuf = NULL;
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(manufacturer_info); i++)
|
|
|
|
{
|
|
|
|
if (psr_impl == manufacturer_info[i].psr_impl) {
|
|
|
|
manuf = &manufacturer_info[i];
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (manuf != NULL)
|
2008-12-07 08:03:26 +00:00
|
|
|
{
|
|
|
|
const struct cpu_info *cpu;
|
|
|
|
const struct fpu_info *fpu;
|
|
|
|
|
2009-01-18 07:10:35 +00:00
|
|
|
cpu = &manuf->cpu_info[0];
|
2008-12-07 08:03:26 +00:00
|
|
|
while (cpu->psr_vers != -1)
|
|
|
|
{
|
|
|
|
if (cpu->psr_vers == psr_vers) {
|
|
|
|
sparc_cpu_type = cpu->name;
|
2009-01-22 07:16:40 +00:00
|
|
|
sparc_pmu_type = cpu->pmu_name;
|
2008-12-07 08:03:26 +00:00
|
|
|
sparc_fpu_type = "No FPU";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
cpu++;
|
|
|
|
}
|
2009-01-18 07:10:35 +00:00
|
|
|
fpu = &manuf->fpu_info[0];
|
2008-12-07 08:03:26 +00:00
|
|
|
while (fpu->fp_vers != -1)
|
|
|
|
{
|
|
|
|
if (fpu->fp_vers == fpu_vers) {
|
|
|
|
sparc_fpu_type = fpu->name;
|
2005-04-16 22:20:36 +00:00
|
|
|
break;
|
|
|
|
}
|
2008-12-07 08:03:26 +00:00
|
|
|
fpu++;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2008-12-07 08:03:26 +00:00
|
|
|
if (sparc_cpu_type == NULL)
|
2008-12-06 03:08:22 +00:00
|
|
|
{
|
|
|
|
printk(KERN_ERR "CPU: Unknown chip, impl[0x%x] vers[0x%x]\n",
|
2008-12-06 03:07:35 +00:00
|
|
|
psr_impl, psr_vers);
|
2008-12-06 03:08:22 +00:00
|
|
|
sparc_cpu_type = "Unknown CPU";
|
|
|
|
}
|
2008-12-07 08:03:26 +00:00
|
|
|
if (sparc_fpu_type == NULL)
|
|
|
|
{
|
2008-12-06 03:08:22 +00:00
|
|
|
printk(KERN_ERR "FPU: Unknown chip, impl[0x%x] vers[0x%x]\n",
|
2008-12-06 03:07:35 +00:00
|
|
|
psr_impl, fpu_vers);
|
2008-12-06 03:08:22 +00:00
|
|
|
sparc_fpu_type = "Unknown FPU";
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2009-01-22 07:16:40 +00:00
|
|
|
if (sparc_pmu_type == NULL)
|
|
|
|
sparc_pmu_type = "Unknown PMU";
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2008-12-07 08:03:26 +00:00
|
|
|
|
2011-04-21 22:45:45 +00:00
|
|
|
#ifdef CONFIG_SPARC32
|
|
|
|
static int show_cpuinfo(struct seq_file *m, void *__unused)
|
|
|
|
{
|
|
|
|
seq_printf(m,
|
|
|
|
"cpu\t\t: %s\n"
|
|
|
|
"fpu\t\t: %s\n"
|
|
|
|
"promlib\t\t: Version %d Revision %d\n"
|
|
|
|
"prom\t\t: %d.%d\n"
|
|
|
|
"type\t\t: %s\n"
|
|
|
|
"ncpus probed\t: %d\n"
|
|
|
|
"ncpus active\t: %d\n"
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
"CPU0Bogo\t: %lu.%02lu\n"
|
|
|
|
"CPU0ClkTck\t: %ld\n"
|
|
|
|
#endif
|
|
|
|
,
|
|
|
|
sparc_cpu_type,
|
|
|
|
sparc_fpu_type ,
|
|
|
|
romvec->pv_romvers,
|
|
|
|
prom_rev,
|
|
|
|
romvec->pv_printrev >> 16,
|
|
|
|
romvec->pv_printrev & 0xffff,
|
|
|
|
&cputypval[0],
|
|
|
|
ncpus_probed,
|
|
|
|
num_online_cpus()
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
, cpu_data(0).udelay_val/(500000/HZ),
|
|
|
|
(cpu_data(0).udelay_val/(5000/HZ)) % 100,
|
|
|
|
cpu_data(0).clock_tick
|
|
|
|
#endif
|
|
|
|
);
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
smp_bogo(m);
|
|
|
|
#endif
|
|
|
|
mmu_info(m);
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
smp_info(m);
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_SPARC32 */
|
|
|
|
|
|
|
|
#ifdef CONFIG_SPARC64
|
|
|
|
unsigned int dcache_parity_tl1_occurred;
|
|
|
|
unsigned int icache_parity_tl1_occurred;
|
|
|
|
|
|
|
|
|
|
|
|
static int show_cpuinfo(struct seq_file *m, void *__unused)
|
|
|
|
{
|
|
|
|
seq_printf(m,
|
|
|
|
"cpu\t\t: %s\n"
|
|
|
|
"fpu\t\t: %s\n"
|
|
|
|
"pmu\t\t: %s\n"
|
|
|
|
"prom\t\t: %s\n"
|
|
|
|
"type\t\t: %s\n"
|
|
|
|
"ncpus probed\t: %d\n"
|
|
|
|
"ncpus active\t: %d\n"
|
|
|
|
"D$ parity tl1\t: %u\n"
|
|
|
|
"I$ parity tl1\t: %u\n"
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
"Cpu0ClkTck\t: %016lx\n"
|
|
|
|
#endif
|
|
|
|
,
|
|
|
|
sparc_cpu_type,
|
|
|
|
sparc_fpu_type,
|
|
|
|
sparc_pmu_type,
|
|
|
|
prom_version,
|
|
|
|
((tlb_type == hypervisor) ?
|
|
|
|
"sun4v" :
|
|
|
|
"sun4u"),
|
|
|
|
ncpus_probed,
|
|
|
|
num_online_cpus(),
|
|
|
|
dcache_parity_tl1_occurred,
|
|
|
|
icache_parity_tl1_occurred
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
, cpu_data(0).clock_tick
|
|
|
|
#endif
|
|
|
|
);
|
2011-07-29 06:31:26 +00:00
|
|
|
cpucap_info(m);
|
2011-04-21 22:45:45 +00:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
smp_bogo(m);
|
|
|
|
#endif
|
|
|
|
mmu_info(m);
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
smp_info(m);
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_SPARC64 */
|
|
|
|
|
|
|
|
static void *c_start(struct seq_file *m, loff_t *pos)
|
|
|
|
{
|
|
|
|
/* The pointer we are returning is arbitrary,
|
|
|
|
* it just has to be non-NULL and not IS_ERR
|
|
|
|
* in the success case.
|
|
|
|
*/
|
|
|
|
return *pos == 0 ? &c_start : NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void *c_next(struct seq_file *m, void *v, loff_t *pos)
|
|
|
|
{
|
|
|
|
++*pos;
|
|
|
|
return c_start(m, pos);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void c_stop(struct seq_file *m, void *v)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
const struct seq_operations cpuinfo_op = {
|
|
|
|
.start =c_start,
|
|
|
|
.next = c_next,
|
|
|
|
.stop = c_stop,
|
|
|
|
.show = show_cpuinfo,
|
|
|
|
};
|
|
|
|
|
2008-12-07 08:04:30 +00:00
|
|
|
#ifdef CONFIG_SPARC32
|
2011-04-21 22:46:21 +00:00
|
|
|
static int __init cpu_type_probe(void)
|
2008-12-07 08:03:26 +00:00
|
|
|
{
|
|
|
|
int psr_impl, psr_vers, fpu_vers;
|
|
|
|
int psr;
|
|
|
|
|
2012-05-25 21:20:11 +00:00
|
|
|
psr_impl = ((get_psr() >> PSR_IMPL_SHIFT) & PSR_IMPL_SHIFTED_MASK);
|
|
|
|
psr_vers = ((get_psr() >> PSR_VERS_SHIFT) & PSR_VERS_SHIFTED_MASK);
|
2008-12-07 08:03:26 +00:00
|
|
|
|
|
|
|
psr = get_psr();
|
|
|
|
put_psr(psr | PSR_EF);
|
2012-05-25 21:20:11 +00:00
|
|
|
|
|
|
|
if (psr_impl == PSR_IMPL_LEON)
|
|
|
|
fpu_vers = get_psr() & PSR_EF ? ((get_fsr() >> 17) & 0x7) : 7;
|
|
|
|
else
|
|
|
|
fpu_vers = ((get_fsr() >> 17) & 0x7);
|
2009-08-17 00:13:31 +00:00
|
|
|
|
2008-12-07 08:03:26 +00:00
|
|
|
put_psr(psr);
|
|
|
|
|
|
|
|
set_cpu_and_fpu(psr_impl, psr_vers, fpu_vers);
|
2011-04-21 22:46:21 +00:00
|
|
|
|
|
|
|
return 0;
|
2008-12-07 08:03:26 +00:00
|
|
|
}
|
2011-04-21 22:46:21 +00:00
|
|
|
#endif /* CONFIG_SPARC32 */
|
|
|
|
|
|
|
|
#ifdef CONFIG_SPARC64
|
2008-12-07 08:04:30 +00:00
|
|
|
static void __init sun4v_cpu_probe(void)
|
|
|
|
{
|
|
|
|
switch (sun4v_chip_type) {
|
|
|
|
case SUN4V_CHIP_NIAGARA1:
|
|
|
|
sparc_cpu_type = "UltraSparc T1 (Niagara)";
|
|
|
|
sparc_fpu_type = "UltraSparc T1 integrated FPU";
|
2009-01-22 07:16:40 +00:00
|
|
|
sparc_pmu_type = "niagara";
|
2008-12-07 08:04:30 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
case SUN4V_CHIP_NIAGARA2:
|
|
|
|
sparc_cpu_type = "UltraSparc T2 (Niagara2)";
|
|
|
|
sparc_fpu_type = "UltraSparc T2 integrated FPU";
|
2009-01-22 07:16:40 +00:00
|
|
|
sparc_pmu_type = "niagara2";
|
2008-12-07 08:04:30 +00:00
|
|
|
break;
|
|
|
|
|
sparc: Detect and handle UltraSPARC-T3 cpu types.
The cpu compatible string we look for is "SPARC-T3".
As far as memset/memcpy optimizations go, we treat this chip the same
as Niagara-T2/T2+. Use cache initializing stores for memset, and use
perfetch, FPU block loads, cache initializing stores, and block stores
for copies.
We use the Niagara-T2 perf support, since T3 is a close relative in
this regard. Later we'll add support for the new events T3 can
report, plus enable T3's new "sample" mode.
For now I haven't added any new ELF hwcap flags. We probably need
to add a couple, for example:
T2 and T3 both support the population count instruction in hardware.
T3 supports VIS3 instructions, including support (finally) for
partitioned shift. One can also now move directly between float
and integer registers.
T3 supports instructions meant to help with Galois Field and other HPC
calculations, such as XOR multiply. Also there are "OP and negate"
instructions, for example "fnmul" which is multiply-and-negate.
T3 recognizes the transactional memory opcodes, however since
transactional memory isn't supported: 1) 'commit' behaves as a NOP and
2) 'chkpt' always branches 3) 'rdcps' returns all zeros and 4) 'wrcps'
behaves as a NOP.
So we'll need about 3 new elf capability flags in the end to represent
all of these things.
Signed-off-by: David S. Miller <davem@davemloft.net>
2011-07-28 04:06:16 +00:00
|
|
|
case SUN4V_CHIP_NIAGARA3:
|
|
|
|
sparc_cpu_type = "UltraSparc T3 (Niagara3)";
|
|
|
|
sparc_fpu_type = "UltraSparc T3 integrated FPU";
|
|
|
|
sparc_pmu_type = "niagara3";
|
|
|
|
break;
|
|
|
|
|
2011-09-11 17:42:20 +00:00
|
|
|
case SUN4V_CHIP_NIAGARA4:
|
|
|
|
sparc_cpu_type = "UltraSparc T4 (Niagara4)";
|
|
|
|
sparc_fpu_type = "UltraSparc T4 integrated FPU";
|
|
|
|
sparc_pmu_type = "niagara4";
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SUN4V_CHIP_NIAGARA5:
|
|
|
|
sparc_cpu_type = "UltraSparc T5 (Niagara5)";
|
|
|
|
sparc_fpu_type = "UltraSparc T5 integrated FPU";
|
|
|
|
sparc_pmu_type = "niagara5";
|
|
|
|
break;
|
|
|
|
|
2014-09-08 06:18:53 +00:00
|
|
|
case SUN4V_CHIP_SPARC_M6:
|
|
|
|
sparc_cpu_type = "SPARC-M6";
|
|
|
|
sparc_fpu_type = "SPARC-M6 integrated FPU";
|
|
|
|
sparc_pmu_type = "sparc-m6";
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SUN4V_CHIP_SPARC_M7:
|
|
|
|
sparc_cpu_type = "SPARC-M7";
|
|
|
|
sparc_fpu_type = "SPARC-M7 integrated FPU";
|
|
|
|
sparc_pmu_type = "sparc-m7";
|
|
|
|
break;
|
|
|
|
|
2017-07-24 06:14:18 +00:00
|
|
|
case SUN4V_CHIP_SPARC_M8:
|
|
|
|
sparc_cpu_type = "SPARC-M8";
|
|
|
|
sparc_fpu_type = "SPARC-M8 integrated FPU";
|
|
|
|
sparc_pmu_type = "sparc-m8";
|
|
|
|
break;
|
|
|
|
|
2016-04-19 17:12:54 +00:00
|
|
|
case SUN4V_CHIP_SPARC_SN:
|
|
|
|
sparc_cpu_type = "SPARC-SN";
|
|
|
|
sparc_fpu_type = "SPARC-SN integrated FPU";
|
|
|
|
sparc_pmu_type = "sparc-sn";
|
|
|
|
break;
|
|
|
|
|
2013-03-05 23:47:59 +00:00
|
|
|
case SUN4V_CHIP_SPARC64X:
|
|
|
|
sparc_cpu_type = "SPARC64-X";
|
|
|
|
sparc_fpu_type = "SPARC64-X integrated FPU";
|
|
|
|
sparc_pmu_type = "sparc64-x";
|
|
|
|
break;
|
|
|
|
|
2008-12-07 08:04:30 +00:00
|
|
|
default:
|
|
|
|
printk(KERN_WARNING "CPU: Unknown sun4v cpu type [%s]\n",
|
|
|
|
prom_cpu_compatible);
|
|
|
|
sparc_cpu_type = "Unknown SUN4V CPU";
|
|
|
|
sparc_fpu_type = "Unknown SUN4V FPU";
|
2011-07-28 03:25:57 +00:00
|
|
|
sparc_pmu_type = "Unknown SUN4V PMU";
|
2008-12-07 08:04:30 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __init cpu_type_probe(void)
|
|
|
|
{
|
|
|
|
if (tlb_type == hypervisor) {
|
|
|
|
sun4v_cpu_probe();
|
|
|
|
} else {
|
|
|
|
unsigned long ver;
|
|
|
|
int manuf, impl;
|
|
|
|
|
|
|
|
__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));
|
|
|
|
|
|
|
|
manuf = ((ver >> 48) & 0xffff);
|
|
|
|
impl = ((ver >> 32) & 0xffff);
|
|
|
|
set_cpu_and_fpu(manuf, impl, impl);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
2011-04-21 22:46:21 +00:00
|
|
|
#endif /* CONFIG_SPARC64 */
|
2008-12-07 08:04:30 +00:00
|
|
|
|
2011-01-09 23:36:46 +00:00
|
|
|
early_initcall(cpu_type_probe);
|