2012-03-07 20:01:28 +00:00
|
|
|
#ifndef __MACH_IMX_CLK_H
|
|
|
|
#define __MACH_IMX_CLK_H
|
|
|
|
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/clk-provider.h>
|
2012-09-11 06:50:00 +00:00
|
|
|
|
|
|
|
extern spinlock_t imx_ccm_lock;
|
2012-03-07 20:01:28 +00:00
|
|
|
|
2014-06-10 15:40:26 +00:00
|
|
|
void imx_check_clocks(struct clk *clks[], unsigned int count);
|
2015-09-21 16:53:57 +00:00
|
|
|
void imx_register_uart_clocks(struct clk ** const clks[]);
|
2014-06-10 15:40:26 +00:00
|
|
|
|
2013-07-04 09:57:17 +00:00
|
|
|
extern void imx_cscmr1_fixup(u32 *val);
|
|
|
|
|
2015-04-26 05:33:39 +00:00
|
|
|
enum imx_pllv1_type {
|
|
|
|
IMX_PLLV1_IMX1,
|
|
|
|
IMX_PLLV1_IMX21,
|
|
|
|
IMX_PLLV1_IMX25,
|
|
|
|
IMX_PLLV1_IMX27,
|
|
|
|
IMX_PLLV1_IMX31,
|
|
|
|
IMX_PLLV1_IMX35,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct clk *imx_clk_pllv1(enum imx_pllv1_type type, const char *name,
|
|
|
|
const char *parent, void __iomem *base);
|
2012-03-07 20:01:28 +00:00
|
|
|
|
2012-03-19 11:36:10 +00:00
|
|
|
struct clk *imx_clk_pllv2(const char *name, const char *parent,
|
|
|
|
void __iomem *base);
|
|
|
|
|
2012-04-04 08:02:28 +00:00
|
|
|
enum imx_pllv3_type {
|
|
|
|
IMX_PLLV3_GENERIC,
|
|
|
|
IMX_PLLV3_SYS,
|
|
|
|
IMX_PLLV3_USB,
|
2014-12-02 16:59:42 +00:00
|
|
|
IMX_PLLV3_USB_VF610,
|
2012-04-04 08:02:28 +00:00
|
|
|
IMX_PLLV3_AV,
|
|
|
|
IMX_PLLV3_ENET,
|
2015-05-18 18:45:02 +00:00
|
|
|
IMX_PLLV3_ENET_IMX7,
|
2016-12-19 08:12:09 +00:00
|
|
|
IMX_PLLV3_SYS_VF610,
|
2012-04-04 08:02:28 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name,
|
2012-11-22 09:18:41 +00:00
|
|
|
const char *parent_name, void __iomem *base, u32 div_mask);
|
2012-04-04 08:02:28 +00:00
|
|
|
|
2011-04-19 06:33:45 +00:00
|
|
|
struct clk *clk_register_gate2(struct device *dev, const char *name,
|
|
|
|
const char *parent_name, unsigned long flags,
|
2016-03-10 02:16:47 +00:00
|
|
|
void __iomem *reg, u8 bit_idx, u8 cgr_val,
|
2014-04-19 02:58:22 +00:00
|
|
|
u8 clk_gate_flags, spinlock_t *lock,
|
|
|
|
unsigned int *share_count);
|
2011-04-19 06:33:45 +00:00
|
|
|
|
2013-04-23 12:16:59 +00:00
|
|
|
struct clk * imx_obtain_fixed_clock(
|
|
|
|
const char *name, unsigned long rate);
|
|
|
|
|
2014-08-26 07:06:33 +00:00
|
|
|
struct clk *imx_clk_gate_exclusive(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift, u32 exclusive_mask);
|
|
|
|
|
2012-04-04 08:07:53 +00:00
|
|
|
struct clk *imx_clk_pfd(const char *name, const char *parent_name,
|
|
|
|
void __iomem *reg, u8 idx);
|
|
|
|
|
2012-04-04 08:20:56 +00:00
|
|
|
struct clk *imx_clk_busy_divider(const char *name, const char *parent_name,
|
|
|
|
void __iomem *reg, u8 shift, u8 width,
|
|
|
|
void __iomem *busy_reg, u8 busy_shift);
|
|
|
|
|
|
|
|
struct clk *imx_clk_busy_mux(const char *name, void __iomem *reg, u8 shift,
|
|
|
|
u8 width, void __iomem *busy_reg, u8 busy_shift,
|
|
|
|
const char **parent_names, int num_parents);
|
|
|
|
|
2013-07-04 09:22:26 +00:00
|
|
|
struct clk *imx_clk_fixup_divider(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift, u8 width,
|
|
|
|
void (*fixup)(u32 *val));
|
|
|
|
|
2013-07-04 09:35:46 +00:00
|
|
|
struct clk *imx_clk_fixup_mux(const char *name, void __iomem *reg,
|
|
|
|
u8 shift, u8 width, const char **parents,
|
|
|
|
int num_parents, void (*fixup)(u32 *val));
|
|
|
|
|
2012-03-07 20:01:28 +00:00
|
|
|
static inline struct clk *imx_clk_fixed(const char *name, int rate)
|
|
|
|
{
|
2016-03-01 18:59:49 +00:00
|
|
|
return clk_register_fixed_rate(NULL, name, NULL, 0, rate);
|
2012-03-07 20:01:28 +00:00
|
|
|
}
|
|
|
|
|
2016-10-18 00:29:13 +00:00
|
|
|
static inline struct clk *imx_clk_mux_ldb(const char *name, void __iomem *reg,
|
|
|
|
u8 shift, u8 width, const char **parents, int num_parents)
|
|
|
|
{
|
|
|
|
return clk_register_mux(NULL, name, parents, num_parents,
|
|
|
|
CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT, reg,
|
|
|
|
shift, width, CLK_MUX_READ_ONLY, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2016-06-30 09:31:15 +00:00
|
|
|
static inline struct clk *imx_clk_fixed_factor(const char *name,
|
|
|
|
const char *parent, unsigned int mult, unsigned int div)
|
|
|
|
{
|
|
|
|
return clk_register_fixed_factor(NULL, name, parent,
|
|
|
|
CLK_SET_RATE_PARENT, mult, div);
|
|
|
|
}
|
|
|
|
|
2012-03-07 20:01:28 +00:00
|
|
|
static inline struct clk *imx_clk_divider(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift, u8 width)
|
|
|
|
{
|
|
|
|
return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT,
|
|
|
|
reg, shift, width, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2013-03-27 17:30:40 +00:00
|
|
|
static inline struct clk *imx_clk_divider_flags(const char *name,
|
|
|
|
const char *parent, void __iomem *reg, u8 shift, u8 width,
|
|
|
|
unsigned long flags)
|
|
|
|
{
|
|
|
|
return clk_register_divider(NULL, name, parent, flags,
|
|
|
|
reg, shift, width, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2016-06-30 09:31:16 +00:00
|
|
|
static inline struct clk *imx_clk_divider2(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift, u8 width)
|
|
|
|
{
|
|
|
|
return clk_register_divider(NULL, name, parent,
|
|
|
|
CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,
|
|
|
|
reg, shift, width, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2012-03-07 20:01:28 +00:00
|
|
|
static inline struct clk *imx_clk_gate(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift)
|
|
|
|
{
|
|
|
|
return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
|
|
|
|
shift, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2014-06-22 13:17:06 +00:00
|
|
|
static inline struct clk *imx_clk_gate_dis(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift)
|
|
|
|
{
|
|
|
|
return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
|
|
|
|
shift, CLK_GATE_SET_TO_DISABLE, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2016-06-30 09:31:15 +00:00
|
|
|
static inline struct clk *imx_clk_gate2(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift)
|
|
|
|
{
|
|
|
|
return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
|
|
|
|
shift, 0x3, 0, &imx_ccm_lock, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline struct clk *imx_clk_gate2_shared(const char *name,
|
|
|
|
const char *parent, void __iomem *reg, u8 shift,
|
|
|
|
unsigned int *share_count)
|
|
|
|
{
|
|
|
|
return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
|
|
|
|
shift, 0x3, 0, &imx_ccm_lock, share_count);
|
|
|
|
}
|
|
|
|
|
2016-08-12 18:26:55 +00:00
|
|
|
static inline struct clk *imx_clk_gate2_shared2(const char *name,
|
|
|
|
const char *parent, void __iomem *reg, u8 shift,
|
|
|
|
unsigned int *share_count)
|
|
|
|
{
|
|
|
|
return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT |
|
|
|
|
CLK_OPS_PARENT_ENABLE, reg, shift, 0x3, 0,
|
|
|
|
&imx_ccm_lock, share_count);
|
|
|
|
}
|
|
|
|
|
2016-06-30 09:31:15 +00:00
|
|
|
static inline struct clk *imx_clk_gate2_cgr(const char *name,
|
|
|
|
const char *parent, void __iomem *reg, u8 shift, u8 cgr_val)
|
|
|
|
{
|
|
|
|
return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg,
|
|
|
|
shift, cgr_val, 0, &imx_ccm_lock, NULL);
|
|
|
|
}
|
|
|
|
|
2016-06-30 09:31:16 +00:00
|
|
|
static inline struct clk *imx_clk_gate3(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift)
|
|
|
|
{
|
|
|
|
return clk_register_gate(NULL, name, parent,
|
|
|
|
CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,
|
|
|
|
reg, shift, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline struct clk *imx_clk_gate4(const char *name, const char *parent,
|
|
|
|
void __iomem *reg, u8 shift)
|
|
|
|
{
|
|
|
|
return clk_register_gate2(NULL, name, parent,
|
|
|
|
CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,
|
|
|
|
reg, shift, 0x3, 0, &imx_ccm_lock, NULL);
|
|
|
|
}
|
|
|
|
|
2012-03-07 20:01:28 +00:00
|
|
|
static inline struct clk *imx_clk_mux(const char *name, void __iomem *reg,
|
|
|
|
u8 shift, u8 width, const char **parents, int num_parents)
|
|
|
|
{
|
2013-07-29 11:25:01 +00:00
|
|
|
return clk_register_mux(NULL, name, parents, num_parents,
|
|
|
|
CLK_SET_RATE_NO_REPARENT, reg, shift,
|
2012-03-07 20:01:28 +00:00
|
|
|
width, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2016-06-30 09:31:16 +00:00
|
|
|
static inline struct clk *imx_clk_mux2(const char *name, void __iomem *reg,
|
|
|
|
u8 shift, u8 width, const char **parents, int num_parents)
|
|
|
|
{
|
|
|
|
return clk_register_mux(NULL, name, parents, num_parents,
|
|
|
|
CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE,
|
|
|
|
reg, shift, width, 0, &imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2013-03-27 17:30:40 +00:00
|
|
|
static inline struct clk *imx_clk_mux_flags(const char *name,
|
|
|
|
void __iomem *reg, u8 shift, u8 width, const char **parents,
|
|
|
|
int num_parents, unsigned long flags)
|
|
|
|
{
|
|
|
|
return clk_register_mux(NULL, name, parents, num_parents,
|
2013-07-29 11:25:01 +00:00
|
|
|
flags | CLK_SET_RATE_NO_REPARENT, reg, shift, width, 0,
|
2013-03-27 17:30:40 +00:00
|
|
|
&imx_ccm_lock);
|
|
|
|
}
|
|
|
|
|
2014-09-26 13:41:01 +00:00
|
|
|
struct clk *imx_clk_cpu(const char *name, const char *parent_name,
|
|
|
|
struct clk *div, struct clk *mux, struct clk *pll,
|
|
|
|
struct clk *step);
|
|
|
|
|
2012-03-07 20:01:28 +00:00
|
|
|
#endif
|