2012-07-06 08:08:07 +00:00
|
|
|
/*
|
|
|
|
|
* Device Tree Source for the r8a7740 SoC
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2012 Renesas Solutions Corp.
|
|
|
|
|
*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
|
* kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
2013-11-19 02:18:25 +00:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
|
|
2012-07-06 08:08:07 +00:00
|
|
|
/ {
|
|
|
|
|
compatible = "renesas,r8a7740";
|
|
|
|
|
|
|
|
|
|
cpus {
|
2013-04-18 17:39:50 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-07-06 08:08:07 +00:00
|
|
|
cpu@0 {
|
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-18 17:39:50 +00:00
|
|
|
device_type = "cpu";
|
|
|
|
|
reg = <0x0>;
|
2012-07-06 08:08:07 +00:00
|
|
|
};
|
|
|
|
|
};
|
2013-04-17 10:34:05 +00:00
|
|
|
|
|
|
|
|
gic: interrupt-controller@c2800000 {
|
|
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
reg = <0xc2800000 0x1000>,
|
|
|
|
|
<0xc2000000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-07-24 03:59:09 +00:00
|
|
|
pmu {
|
|
|
|
|
compatible = "arm,cortex-a9-pmu";
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
|
2013-07-24 03:59:09 +00:00
|
|
|
};
|
|
|
|
|
|
2013-04-17 10:34:05 +00:00
|
|
|
/* irqpin0: IRQ0 - IRQ7 */
|
|
|
|
|
irqpin0: irqpin@e6900000 {
|
2013-11-27 23:15:04 +00:00
|
|
|
compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin";
|
2013-04-17 10:34:05 +00:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
reg = <0xe6900000 4>,
|
|
|
|
|
<0xe6900010 4>,
|
|
|
|
|
<0xe6900020 1>,
|
|
|
|
|
<0xe6900040 1>,
|
|
|
|
|
<0xe6900060 1>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH>;
|
2013-04-17 10:34:05 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* irqpin1: IRQ8 - IRQ15 */
|
|
|
|
|
irqpin1: irqpin@e6900004 {
|
2013-11-27 23:15:04 +00:00
|
|
|
compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin";
|
2013-04-17 10:34:05 +00:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
reg = <0xe6900004 4>,
|
|
|
|
|
<0xe6900014 4>,
|
|
|
|
|
<0xe6900024 1>,
|
|
|
|
|
<0xe6900044 1>,
|
|
|
|
|
<0xe6900064 1>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH>;
|
2013-04-17 10:34:05 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* irqpin2: IRQ16 - IRQ23 */
|
|
|
|
|
irqpin2: irqpin@e6900008 {
|
2013-11-27 23:15:04 +00:00
|
|
|
compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin";
|
2013-04-17 10:34:05 +00:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
reg = <0xe6900008 4>,
|
|
|
|
|
<0xe6900018 4>,
|
|
|
|
|
<0xe6900028 1>,
|
|
|
|
|
<0xe6900048 1>,
|
|
|
|
|
<0xe6900068 1>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH>;
|
2013-04-17 10:34:05 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* irqpin3: IRQ24 - IRQ31 */
|
|
|
|
|
irqpin3: irqpin@e690000c {
|
2013-11-27 23:15:04 +00:00
|
|
|
compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin";
|
2013-04-17 10:34:05 +00:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
reg = <0xe690000c 4>,
|
|
|
|
|
<0xe690001c 4>,
|
|
|
|
|
<0xe690002c 1>,
|
|
|
|
|
<0xe690004c 1>,
|
|
|
|
|
<0xe690006c 1>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 149 IRQ_TYPE_LEVEL_HIGH>;
|
2013-04-17 10:34:05 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c0: i2c@fff20000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "renesas,rmobile-iic";
|
|
|
|
|
reg = <0xfff20000 0x425>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 201 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 202 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 203 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 204 IRQ_TYPE_LEVEL_HIGH>;
|
2013-09-26 11:06:01 +00:00
|
|
|
status = "disabled";
|
2013-04-17 10:34:05 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c1: i2c@e6c20000 {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
compatible = "renesas,rmobile-iic";
|
|
|
|
|
reg = <0xe6c20000 0x425>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 71 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 72 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 73 IRQ_TYPE_LEVEL_HIGH>;
|
2013-09-26 11:06:01 +00:00
|
|
|
status = "disabled";
|
2013-04-17 10:34:05 +00:00
|
|
|
};
|
2012-11-20 13:02:54 +00:00
|
|
|
|
|
|
|
|
pfc: pfc@e6050000 {
|
|
|
|
|
compatible = "renesas,pfc-r8a7740";
|
|
|
|
|
reg = <0xe6050000 0x8000>,
|
|
|
|
|
<0xe605800c 0x20>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
2013-12-11 03:26:28 +00:00
|
|
|
interrupts-extended =
|
|
|
|
|
<&irqpin0 0 0>, <&irqpin0 1 0>, <&irqpin0 2 0>, <&irqpin0 3 0>,
|
|
|
|
|
<&irqpin0 4 0>, <&irqpin0 5 0>, <&irqpin0 6 0>, <&irqpin0 7 0>,
|
|
|
|
|
<&irqpin1 0 0>, <&irqpin1 1 0>, <&irqpin1 2 0>, <&irqpin1 3 0>,
|
|
|
|
|
<&irqpin1 4 0>, <&irqpin1 5 0>, <&irqpin1 6 0>, <&irqpin1 7 0>,
|
|
|
|
|
<&irqpin2 0 0>, <&irqpin2 1 0>, <&irqpin2 2 0>, <&irqpin2 3 0>,
|
|
|
|
|
<&irqpin2 4 0>, <&irqpin2 5 0>, <&irqpin2 6 0>, <&irqpin2 7 0>,
|
|
|
|
|
<&irqpin3 0 0>, <&irqpin3 1 0>, <&irqpin3 2 0>, <&irqpin3 3 0>,
|
|
|
|
|
<&irqpin3 4 0>, <&irqpin3 5 0>, <&irqpin3 6 0>, <&irqpin3 7 0>;
|
2012-11-20 13:02:54 +00:00
|
|
|
};
|
ARM: Renesas SoC cleanup, refactoring and more SMP support
Lots of cleanup and refactoring and some SMP additions for Renesas
platforms. Due to some inter-dependencies with other arm-soc
branches, this Renesas stuff was separated out for sending after the
other branches were merged.
Highlights:
- remove unused board support and cleanup of unused headers
- refactoring of init and device registration
- simplify IRQ initialization
Conflicts: Too many. Most of these are because Simon chose to send
some board updates through the V4L tree that ends up colliding with
the main platform changes. We'll work with him on sorting out his
workflow:
- arch/arm/boot/dts/r8a7740.dtsi:
- Add/add conflict in a devicetree file (keep both)
- arch/arm/mach-shmobile/Makefile:
- Splitting out of clock files collides with intc move to DT.
Keep HEAD version but remove intc-* files for R8A7740 and R8A7779.
- arch/arm/mach-shmobile/board-bockw.c:
- Keep HEAD but remove i2c, hspi and mmc device init calls
- arch/arm/mach-shmobile/board-marzen.c
- Remove mach/hardware.h include and r8a7779_add_usb_phy_device() call,
everything else stays.
- arch/arm/mach-shmobile/include/mach/r8a7778.h:
- From HEAD, Keep camera-rcar.h include and r8a7778_add_vin_device()
- From branch, keep everything
- arch/arm/mach-shmobile/include/mach/r8a7779.h:
- From HEAD, Keep only camera-rcar.h include and r8a7779_add_vin_device()
- arch/arm/mach-shmobile/setup-r8a7778.c
- Keep HEAD, but drop the MMC section (struct resource + add_mmc_device())
- take the new function name from our side (r8a7778_add_dt_devices())
- arch/arm/mach-shmobile/setup-r8a7779.c
- Keep HEAD, but drop r8a7779_add_usb_phy_device()
I've also pushed a test-merge2 branch where you can see how I resolved
them.
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
iQIcBAABAgAGBQJSLkaWAAoJEFk3GJrT+8Zl5l8P/3oJ83VJHcjD2fMpAb8Dz5b6
pdRLxFLJrLxN+WTC1LylPom3EsSAJuuaG3Z8Cr9Xa6yoWuUYLy/A6MwsyLXBOGLC
3tVWa96xt1cHhd3p/NAOQwvRz/CFdMLM7MStd0mgSihj/pq3jtc2V697+dRtmJih
J0mIc8+jnig+uwVl1DMCmBqdEmasccaDZeX30PcjaPL9ZDyZBeSXI8brdDx8A21e
5RiAsqn9HCxrLZjedL9TWA23BJ7NccsI3aVGpQVtCa9N/MHKp8gZft3v8FrWzFjk
cOeaZY55Xq8hbbbmkF1LoezLrlQDF5aJcj6tl85lyuSJfR5d5BXmLswI7bglw8Qy
ZU7/aF28pbhUT3oozNuRx5yl8oqpxmUoCwfP5hfnFf590OJ3noIELbOoIZQkJQUy
LsCf3GMUQaWzrvs0IenM1lMJmw5zfDXbrUWUti95OAd5bbTdBE30z7EouejoKRVh
1/Wg4keBdtem4CpU+C4fUVtLL4XJhe/uadbjKteA7DRpTRMvrLYNutQgyOAuQjRM
RiLvDPnsIZEGV+YMsj+IemN0hanae4kR3v8At+HwvVK1hROWEQWyL6cGxXH9n9jB
VToxoYoyiAOk01X2BnPVMVTXEl5XMAVgZ1IgZNhnhaIUxi3HKrUfNG4oXE5Jx8Lw
XruUAUKHknTUJ2Q/3y4D
=Fagt
-----END PGP SIGNATURE-----
Merge tag 'renesas-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Pull ARM Renesas SoC cleanup, refactoring and more SMP support from Kevin Hilman:
"Lots of cleanup and refactoring and some SMP additions for Renesas
platforms. Due to some inter-dependencies with other arm-soc
branches, this Renesas stuff was separated out for sending after the
other branches were merged.
Highlights:
- remove unused board support and cleanup of unused headers
- refactoring of init and device registration
- simplify IRQ initialization"
* tag 'renesas-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (68 commits)
ARM: shmobile: Per-CPU SMP boot / sleep code for SCU SoCs
ARM: shmobile: Introduce per-CPU SMP boot / sleep code
ARM: shmobile: Use shared SCU CPU Hotplug code on r8a7779
ARM: shmobile: Use shared SCU CPU Hotplug code on sh73a0
ARM: shmobile: Add shared SCU CPU Hotplug code
ARM: shmobile: Use shared SCU SMP boot code on emev2
ARM: shmobile: Use shared SCU SMP boot code on r8a7779
ARM: shmobile: Use shared SCU SMP boot code on sh73a0
ARM: shmobile: Introduce shared SCU SMP boot code
ARM: shmobile: sh73a0: Remove global GPIO_NR definition
ARM: shmobile: kzm9d: remove nfsroot settings from bootargs
ARM: shmobile: armadillo800eva: remove nfsroot settings from bootargs
ARM: shmobile: r8a7779: move r8a7779_init_irq_xxx() to setup
ARM: shmobile: r8a7740: move r8a7740_init_irq_of() to setup
ARM: shmobile: bockw: add missing __initdata
ARM: shmobile: r8a7790: add missing __initdata
ARM: shmobile: r8a7779: add missing __initdata
ARM: shmobile: Remove unused shmobile_init_time()
ARM: shmobile: Use clocksource_of_init() on r8a7790
ARM: shmobile: Use default ->init_time() on KZM9G DT ref
...
2013-09-09 23:33:57 +00:00
|
|
|
|
2013-07-25 22:51:00 +00:00
|
|
|
tpu: pwm@e6600000 {
|
|
|
|
|
compatible = "renesas,tpu-r8a7740", "renesas,tpu";
|
|
|
|
|
reg = <0xe6600000 0x100>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
};
|
2013-09-27 08:02:57 +00:00
|
|
|
|
2013-10-22 02:35:08 +00:00
|
|
|
mmcif0: mmc@e6bd0000 {
|
2013-09-27 08:02:57 +00:00
|
|
|
compatible = "renesas,sh-mmcif";
|
|
|
|
|
reg = <0xe6bd0000 0x100>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 57 IRQ_TYPE_LEVEL_HIGH>;
|
2013-09-27 08:02:57 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2013-10-22 02:35:08 +00:00
|
|
|
sdhi0: sd@e6850000 {
|
2013-09-27 08:02:57 +00:00
|
|
|
compatible = "renesas,sdhi-r8a7740";
|
|
|
|
|
reg = <0xe6850000 0x100>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 117 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 118 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 119 IRQ_TYPE_LEVEL_HIGH>;
|
2013-09-27 08:02:57 +00:00
|
|
|
cap-sd-highspeed;
|
|
|
|
|
cap-sdio-irq;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2013-10-22 02:35:08 +00:00
|
|
|
sdhi1: sd@e6860000 {
|
2013-09-27 08:02:57 +00:00
|
|
|
compatible = "renesas,sdhi-r8a7740";
|
|
|
|
|
reg = <0xe6860000 0x100>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 121 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 122 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 123 IRQ_TYPE_LEVEL_HIGH>;
|
2013-09-27 08:02:57 +00:00
|
|
|
cap-sd-highspeed;
|
|
|
|
|
cap-sdio-irq;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-10-22 02:35:08 +00:00
|
|
|
|
|
|
|
|
sdhi2: sd@e6870000 {
|
|
|
|
|
compatible = "renesas,sdhi-r8a7740";
|
|
|
|
|
reg = <0xe6870000 0x100>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
2013-11-19 02:18:25 +00:00
|
|
|
interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 126 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
|
0 127 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-22 02:35:08 +00:00
|
|
|
cap-sd-highspeed;
|
|
|
|
|
cap-sdio-irq;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-12-04 01:28:41 +00:00
|
|
|
|
|
|
|
|
sh_fsi2: sound@fe1f0000 {
|
|
|
|
|
#sound-dai-cells = <1>;
|
|
|
|
|
compatible = "renesas,sh_fsi2";
|
|
|
|
|
reg = <0xfe1f0000 0x400>;
|
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
interrupts = <0 9 0x4>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-07-06 08:08:07 +00:00
|
|
|
};
|
