2012-07-26 14:01:32 +00:00
|
|
|
/*
|
|
|
|
|
* Device Tree Source for OMAP2420 SoC
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
|
*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
|
* kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
2013-05-31 12:32:55 +00:00
|
|
|
#include "omap2.dtsi"
|
2012-07-26 14:01:32 +00:00
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
compatible = "ti,omap2420", "ti,omap2";
|
|
|
|
|
|
|
|
|
|
ocp {
|
2012-10-25 19:24:14 +00:00
|
|
|
counter32k: counter@48004000 {
|
|
|
|
|
compatible = "ti,omap-counter32k";
|
|
|
|
|
reg = <0x48004000 0x20>;
|
|
|
|
|
ti,hwmods = "counter_32k";
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-10 17:34:51 +00:00
|
|
|
omap2420_pmx: pinmux@48000030 {
|
|
|
|
|
compatible = "ti,omap2420-padconf", "pinctrl-single";
|
|
|
|
|
reg = <0x48000030 0x0113>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
pinctrl-single,register-width = <8>;
|
|
|
|
|
pinctrl-single,function-mask = <0x3f>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-02-28 21:32:00 +00:00
|
|
|
gpio1: gpio@48018000 {
|
|
|
|
|
compatible = "ti,omap2-gpio";
|
|
|
|
|
reg = <0x48018000 0x200>;
|
|
|
|
|
interrupts = <29>;
|
|
|
|
|
ti,hwmods = "gpio1";
|
2013-04-04 20:16:16 +00:00
|
|
|
ti,gpio-always-on;
|
2013-02-28 21:32:00 +00:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio2: gpio@4801a000 {
|
|
|
|
|
compatible = "ti,omap2-gpio";
|
|
|
|
|
reg = <0x4801a000 0x200>;
|
|
|
|
|
interrupts = <30>;
|
|
|
|
|
ti,hwmods = "gpio2";
|
2013-04-04 20:16:16 +00:00
|
|
|
ti,gpio-always-on;
|
2013-02-28 21:32:00 +00:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio3: gpio@4801c000 {
|
|
|
|
|
compatible = "ti,omap2-gpio";
|
|
|
|
|
reg = <0x4801c000 0x200>;
|
|
|
|
|
interrupts = <31>;
|
|
|
|
|
ti,hwmods = "gpio3";
|
2013-04-04 20:16:16 +00:00
|
|
|
ti,gpio-always-on;
|
2013-02-28 21:32:00 +00:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gpio4: gpio@4801e000 {
|
|
|
|
|
compatible = "ti,omap2-gpio";
|
|
|
|
|
reg = <0x4801e000 0x200>;
|
|
|
|
|
interrupts = <32>;
|
|
|
|
|
ti,hwmods = "gpio4";
|
2013-04-04 20:16:16 +00:00
|
|
|
ti,gpio-always-on;
|
2013-02-28 21:32:00 +00:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
};
|
|
|
|
|
|
2013-02-22 21:33:31 +00:00
|
|
|
gpmc: gpmc@6800a000 {
|
|
|
|
|
compatible = "ti,omap2420-gpmc";
|
|
|
|
|
reg = <0x6800a000 0x1000>;
|
|
|
|
|
#address-cells = <2>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
interrupts = <20>;
|
|
|
|
|
gpmc,num-cs = <8>;
|
|
|
|
|
gpmc,num-waitpins = <4>;
|
|
|
|
|
ti,hwmods = "gpmc";
|
|
|
|
|
};
|
|
|
|
|
|
2012-07-26 14:01:32 +00:00
|
|
|
mcbsp1: mcbsp@48074000 {
|
|
|
|
|
compatible = "ti,omap2420-mcbsp";
|
|
|
|
|
reg = <0x48074000 0xff>;
|
|
|
|
|
reg-names = "mpu";
|
|
|
|
|
interrupts = <59>, /* TX interrupt */
|
|
|
|
|
<60>; /* RX interrupt */
|
|
|
|
|
interrupt-names = "tx", "rx";
|
|
|
|
|
ti,hwmods = "mcbsp1";
|
2013-03-11 07:50:21 +00:00
|
|
|
dmas = <&sdma 31>,
|
|
|
|
|
<&sdma 32>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2014-01-24 08:19:06 +00:00
|
|
|
status = "disabled";
|
2012-07-26 14:01:32 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcbsp2: mcbsp@48076000 {
|
|
|
|
|
compatible = "ti,omap2420-mcbsp";
|
|
|
|
|
reg = <0x48076000 0xff>;
|
|
|
|
|
reg-names = "mpu";
|
|
|
|
|
interrupts = <62>, /* TX interrupt */
|
|
|
|
|
<63>; /* RX interrupt */
|
|
|
|
|
interrupt-names = "tx", "rx";
|
|
|
|
|
ti,hwmods = "mcbsp2";
|
2013-03-11 07:50:21 +00:00
|
|
|
dmas = <&sdma 33>,
|
|
|
|
|
<&sdma 34>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2014-01-24 08:19:06 +00:00
|
|
|
status = "disabled";
|
2012-07-26 14:01:32 +00:00
|
|
|
};
|
2012-10-19 14:59:00 +00:00
|
|
|
|
2013-11-14 23:25:09 +00:00
|
|
|
msdi1: mmc@4809c000 {
|
|
|
|
|
compatible = "ti,omap2420-mmc";
|
|
|
|
|
ti,hwmods = "msdi1";
|
|
|
|
|
reg = <0x4809c000 0x80>;
|
|
|
|
|
interrupts = <83>;
|
|
|
|
|
dmas = <&sdma 61 &sdma 62>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
2012-10-19 14:59:00 +00:00
|
|
|
timer1: timer@48028000 {
|
2013-03-19 17:38:18 +00:00
|
|
|
compatible = "ti,omap2420-timer";
|
2012-10-19 14:59:00 +00:00
|
|
|
reg = <0x48028000 0x400>;
|
|
|
|
|
interrupts = <37>;
|
|
|
|
|
ti,hwmods = "timer1";
|
|
|
|
|
ti,timer-alwon;
|
|
|
|
|
};
|
2013-11-14 23:25:09 +00:00
|
|
|
|
|
|
|
|
wd_timer2: wdt@48022000 {
|
|
|
|
|
compatible = "ti,omap2-wdt";
|
|
|
|
|
ti,hwmods = "wd_timer2";
|
|
|
|
|
reg = <0x48022000 0x80>;
|
|
|
|
|
};
|
2012-07-26 14:01:32 +00:00
|
|
|
};
|
|
|
|
|
};
|
2013-11-14 23:25:09 +00:00
|
|
|
|
|
|
|
|
&i2c1 {
|
|
|
|
|
compatible = "ti,omap2420-i2c";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&i2c2 {
|
|
|
|
|
compatible = "ti,omap2420-i2c";
|
|
|
|
|
};
|
