2016-05-23 21:29:13 +00:00
|
|
|
config COMMON_CLK_AMLOGIC
|
|
|
|
|
bool
|
|
|
|
|
depends on OF
|
|
|
|
|
depends on ARCH_MESON || COMPILE_TEST
|
|
|
|
|
|
|
|
|
|
config COMMON_CLK_MESON8B
|
|
|
|
|
bool
|
|
|
|
|
depends on COMMON_CLK_AMLOGIC
|
2017-07-28 21:13:12 +00:00
|
|
|
select RESET_CONTROLLER
|
2016-05-23 21:29:13 +00:00
|
|
|
help
|
clk: meson: meson8b: add compatibles for Meson8 and Meson8m2
The clock controller on Meson8, Meson8b and Meson8m2 is very similar
based on the code from the Amlogic GPL kernel sources. Add separate
compatibles for each SoC to make sure that we can easily implement
all the small differences for each SoC later on.
In general the Meson8 and Meson8m2 seem to be almost identical as they
even share the same mach-meson8 directory in Amlogic's GPL kernel
sources.
The main clocks on Meson8, Meson8b and Meson8m2 are very similar,
because they are all using the same PLL values, 90% of the clock gates
are the same (the actual diffstat of the mach-meson8/clock.c and
mach-meson8b/clock.c files is around 30 to 40 lines, when excluding
all commented out code).
The difference between the Meson8 and Meson8b clock gates seem to be:
- Meson8 has AIU_PCLK, HDMI_RX, VCLK2_ENCT, VCLK2_ENCL, UART3,
CSI_DIG_CLKIN gates which don't seem to be available on Meson8b
- the gate on Meson8 for bit 7 seems to be named "_1200XXX" instead
of "PERIPHS_TOP" (on Meson8b)
- Meson8b has a SANA gate which doesn't seem to exist on Meson8 (or
on Meson8 the same bit is used by the UART3 gate in Amlogic's GPL
kernel sources)
None of these gates is added for now, since it's unclear whether these
definitions are actually correct (the VCLK2_ENCT gate for example is
defined, but only used in some commented block).
The main difference between all three SoCs seem to be the video (VPU)
clocks. Apart from different supported clock rates (according to vpu.c
in mach-meson8 and mach-meson8b from Amlogic's GPL kernel sources) the
most notable difference is that Meson8m2 has a GP_PLL clock and a mux
(probably the same as on the Meson GX SoCs) to support glitch-free
(clock rate) switching.
None of these VPU clocks are not supported by our mainline meson8b
clock driver yet though.
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Acked-by: Rob Herring <robh@kernel.org>
Acked-by: Kevin Hilman <khilman@baylibre.com>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
2017-06-04 18:33:39 +00:00
|
|
|
Support for the clock controller on AmLogic S802 (Meson8),
|
|
|
|
|
S805 (Meson8b) and S812 (Meson8m2) devices. Say Y if you
|
|
|
|
|
want peripherals and CPU frequency scaling to work.
|
2016-05-23 22:44:26 +00:00
|
|
|
|
|
|
|
|
config COMMON_CLK_GXBB
|
|
|
|
|
bool
|
|
|
|
|
depends on COMMON_CLK_AMLOGIC
|
2017-04-24 10:05:42 +00:00
|
|
|
select RESET_CONTROLLER
|
2016-05-23 22:44:26 +00:00
|
|
|
help
|
|
|
|
|
Support for the clock controller on AmLogic S905 devices, aka gxbb.
|
|
|
|
|
Say Y if you want peripherals and CPU frequency scaling to work.
|
2017-12-11 14:13:46 +00:00
|
|
|
|
|
|
|
|
config COMMON_CLK_AXG
|
|
|
|
|
bool
|
|
|
|
|
depends on COMMON_CLK_AMLOGIC
|
|
|
|
|
select RESET_CONTROLLER
|
|
|
|
|
help
|
|
|
|
|
Support for the clock controller on AmLogic A113D devices, aka axg.
|
|
|
|
|
Say Y if you want peripherals and CPU frequency scaling to work.
|
