2013-07-26 00:36:16 +00:00
|
|
|
/*
|
|
|
|
* Device Tree Source for the Marzen board
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2013 Simon Horman
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
2013-11-09 12:23:53 +00:00
|
|
|
#include "r8a7779.dtsi"
|
2014-05-15 11:31:58 +00:00
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2013-07-26 00:36:16 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "marzen";
|
|
|
|
compatible = "renesas,marzen", "renesas,r8a7779";
|
|
|
|
|
2014-05-15 11:39:32 +00:00
|
|
|
aliases {
|
2015-08-07 02:45:33 +00:00
|
|
|
serial0 = &scif2;
|
|
|
|
serial1 = &scif4;
|
2014-05-15 11:39:32 +00:00
|
|
|
};
|
|
|
|
|
2013-07-26 00:36:16 +00:00
|
|
|
chosen {
|
2015-08-07 02:45:33 +00:00
|
|
|
bootargs = "ignore_loglevel root=/dev/nfs ip=on";
|
2014-10-03 15:11:39 +00:00
|
|
|
stdout-path = &scif2;
|
2013-07-26 00:36:16 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x60000000 0x40000000>;
|
|
|
|
};
|
2014-05-15 11:31:58 +00:00
|
|
|
|
|
|
|
fixedregulator3v3: fixedregulator@0 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "fixed-3.3V";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
2015-04-27 12:55:34 +00:00
|
|
|
ethernet@18000000 {
|
2014-05-15 11:31:58 +00:00
|
|
|
compatible = "smsc,lan9220", "smsc,lan9115";
|
|
|
|
reg = <0x18000000 0x100>;
|
2015-04-27 12:55:34 +00:00
|
|
|
pinctrl-0 = <ðernet_pins>;
|
2014-05-15 11:31:58 +00:00
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
phy-mode = "mii";
|
|
|
|
interrupt-parent = <&irqpin0>;
|
|
|
|
interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
|
|
|
|
smsc,irq-push-pull;
|
|
|
|
reg-io-width = <4>;
|
|
|
|
vddvario-supply = <&fixedregulator3v3>;
|
|
|
|
vdd33a-supply = <&fixedregulator3v3>;
|
|
|
|
};
|
|
|
|
|
|
|
|
leds {
|
|
|
|
compatible = "gpio-leds";
|
|
|
|
led2 {
|
|
|
|
gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
led3 {
|
|
|
|
gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
led4 {
|
|
|
|
gpios = <&gpio4 31 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
};
|
2014-08-27 09:11:45 +00:00
|
|
|
|
|
|
|
vga-encoder {
|
|
|
|
compatible = "adi,adv7123";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
vga_enc_in: endpoint {
|
|
|
|
remote-endpoint = <&du_out_rgb0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
vga_enc_out: endpoint {
|
|
|
|
remote-endpoint = <&vga_in>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
vga {
|
|
|
|
compatible = "vga-connector";
|
|
|
|
|
|
|
|
port {
|
|
|
|
vga_in: endpoint {
|
|
|
|
remote-endpoint = <&vga_enc_out>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
lvds-encoder {
|
|
|
|
compatible = "thine,thc63lvdm83d";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
lvds_enc_in: endpoint {
|
|
|
|
remote-endpoint = <&du_out_rgb1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
lvds_connector: endpoint {
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2015-02-26 09:21:21 +00:00
|
|
|
|
|
|
|
x3_clk: x3-clock {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <65000000>;
|
|
|
|
};
|
2014-08-27 09:11:45 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&du {
|
|
|
|
pinctrl-0 = <&du_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
|
2015-02-26 09:21:21 +00:00
|
|
|
clocks = <&mstp1_clks R8A7779_CLK_DU>, <&x3_clk>;
|
|
|
|
clock-names = "du", "dclkin.0";
|
|
|
|
|
2014-08-27 09:11:45 +00:00
|
|
|
ports {
|
|
|
|
port@0 {
|
|
|
|
endpoint {
|
|
|
|
remote-endpoint = <&vga_enc_in>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
port@1 {
|
|
|
|
endpoint {
|
|
|
|
remote-endpoint = <&lvds_enc_in>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-05-15 11:31:58 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&irqpin0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-05-15 11:31:59 +00:00
|
|
|
&extal_clk {
|
|
|
|
clock-frequency = <31250000>;
|
|
|
|
};
|
|
|
|
|
2014-07-09 13:12:43 +00:00
|
|
|
&tmu0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-05-15 11:31:58 +00:00
|
|
|
&pfc {
|
2016-01-29 10:17:23 +00:00
|
|
|
pinctrl-0 = <&scif_clk_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
2014-08-27 09:11:45 +00:00
|
|
|
du_pins: du {
|
|
|
|
du0 {
|
|
|
|
renesas,groups = "du0_rgb888", "du0_sync_1", "du0_clk_out_0";
|
|
|
|
renesas,function = "du0";
|
|
|
|
};
|
|
|
|
du1 {
|
|
|
|
renesas,groups = "du1_rgb666", "du1_sync_1", "du1_clk_out";
|
|
|
|
renesas,function = "du1";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-01-29 10:17:23 +00:00
|
|
|
scif_clk_pins: scif_clk {
|
|
|
|
renesas,groups = "scif_clk_b";
|
|
|
|
renesas,function = "scif_clk";
|
|
|
|
};
|
|
|
|
|
2015-04-27 12:55:34 +00:00
|
|
|
ethernet_pins: ethernet {
|
2014-05-15 11:31:58 +00:00
|
|
|
intc {
|
|
|
|
renesas,groups = "intc_irq1_b";
|
|
|
|
renesas,function = "intc";
|
|
|
|
};
|
|
|
|
lbsc {
|
|
|
|
renesas,groups = "lbsc_ex_cs0";
|
|
|
|
renesas,function = "lbsc";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
scif2_pins: serial2 {
|
|
|
|
renesas,groups = "scif2_data_c";
|
|
|
|
renesas,function = "scif2";
|
|
|
|
};
|
|
|
|
|
|
|
|
scif4_pins: serial4 {
|
|
|
|
renesas,groups = "scif4_data";
|
|
|
|
renesas,function = "scif4";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhi0_pins: sd0 {
|
|
|
|
renesas,groups = "sdhi0_data4", "sdhi0_ctrl", "sdhi0_cd";
|
|
|
|
renesas,function = "sdhi0";
|
|
|
|
};
|
|
|
|
|
|
|
|
hspi0_pins: hspi0 {
|
|
|
|
renesas,groups = "hspi0";
|
|
|
|
renesas,function = "hspi0";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-05-15 11:39:32 +00:00
|
|
|
&scif2 {
|
2014-07-07 06:47:37 +00:00
|
|
|
pinctrl-0 = <&scif2_pins>;
|
|
|
|
pinctrl-names = "default";
|
2014-05-15 11:39:32 +00:00
|
|
|
|
2014-07-07 06:47:37 +00:00
|
|
|
status = "okay";
|
2014-05-15 11:39:32 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&scif4 {
|
2014-07-07 06:47:37 +00:00
|
|
|
pinctrl-0 = <&scif4_pins>;
|
|
|
|
pinctrl-names = "default";
|
2014-05-15 11:39:32 +00:00
|
|
|
|
2014-07-07 06:47:37 +00:00
|
|
|
status = "okay";
|
2014-05-15 11:39:32 +00:00
|
|
|
};
|
|
|
|
|
2016-01-29 10:17:23 +00:00
|
|
|
&scif_clk {
|
|
|
|
clock-frequency = <14745600>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-05-15 11:31:58 +00:00
|
|
|
&sdhi0 {
|
|
|
|
pinctrl-0 = <&sdhi0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
vmmc-supply = <&fixedregulator3v3>;
|
|
|
|
bus-width = <4>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&hspi0 {
|
|
|
|
pinctrl-0 = <&hspi0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
2013-07-26 00:36:16 +00:00
|
|
|
};
|