2019-05-27 06:55:21 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2015-12-07 10:58:11 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2015 MediaTek Inc.
|
|
|
|
* Author: Andrew-CT Chen <andrew-ct.chen@mediatek.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/device.h>
|
|
|
|
#include <linux/module.h>
|
2018-06-20 05:47:28 +00:00
|
|
|
#include <linux/mod_devicetable.h>
|
2016-05-02 18:36:13 +00:00
|
|
|
#include <linux/io.h>
|
2015-12-07 10:58:11 +00:00
|
|
|
#include <linux/nvmem-provider.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
|
2017-10-20 16:57:40 +00:00
|
|
|
struct mtk_efuse_priv {
|
|
|
|
void __iomem *base;
|
|
|
|
};
|
|
|
|
|
2016-05-02 18:36:13 +00:00
|
|
|
static int mtk_reg_read(void *context,
|
|
|
|
unsigned int reg, void *_val, size_t bytes)
|
|
|
|
{
|
2017-10-20 16:57:40 +00:00
|
|
|
struct mtk_efuse_priv *priv = context;
|
2016-05-02 18:36:13 +00:00
|
|
|
u32 *val = _val;
|
|
|
|
int i = 0, words = bytes / 4;
|
|
|
|
|
|
|
|
while (words--)
|
2017-10-20 16:57:40 +00:00
|
|
|
*val++ = readl(priv->base + reg + (i++ * 4));
|
2016-05-02 18:36:13 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int mtk_reg_write(void *context,
|
|
|
|
unsigned int reg, void *_val, size_t bytes)
|
|
|
|
{
|
2017-10-20 16:57:40 +00:00
|
|
|
struct mtk_efuse_priv *priv = context;
|
2016-05-02 18:36:13 +00:00
|
|
|
u32 *val = _val;
|
|
|
|
int i = 0, words = bytes / 4;
|
|
|
|
|
|
|
|
while (words--)
|
2017-10-20 16:57:40 +00:00
|
|
|
writel(*val++, priv->base + reg + (i++ * 4));
|
2016-05-02 18:36:13 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2015-12-07 10:58:11 +00:00
|
|
|
|
|
|
|
static int mtk_efuse_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct device *dev = &pdev->dev;
|
|
|
|
struct resource *res;
|
|
|
|
struct nvmem_device *nvmem;
|
2017-10-20 16:57:39 +00:00
|
|
|
struct nvmem_config econfig = {};
|
2017-10-20 16:57:40 +00:00
|
|
|
struct mtk_efuse_priv *priv;
|
|
|
|
|
|
|
|
priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
|
|
|
|
if (!priv)
|
|
|
|
return -ENOMEM;
|
2015-12-07 10:58:11 +00:00
|
|
|
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
2017-10-20 16:57:40 +00:00
|
|
|
priv->base = devm_ioremap_resource(dev, res);
|
|
|
|
if (IS_ERR(priv->base))
|
|
|
|
return PTR_ERR(priv->base);
|
2015-12-07 10:58:11 +00:00
|
|
|
|
2017-10-20 16:57:39 +00:00
|
|
|
econfig.stride = 4;
|
|
|
|
econfig.word_size = 4;
|
|
|
|
econfig.reg_read = mtk_reg_read;
|
|
|
|
econfig.reg_write = mtk_reg_write;
|
|
|
|
econfig.size = resource_size(res);
|
2017-10-20 16:57:40 +00:00
|
|
|
econfig.priv = priv;
|
2017-10-20 16:57:39 +00:00
|
|
|
econfig.dev = dev;
|
2018-03-09 14:47:03 +00:00
|
|
|
nvmem = devm_nvmem_register(dev, &econfig);
|
2015-12-07 10:58:11 +00:00
|
|
|
|
2018-03-09 14:47:03 +00:00
|
|
|
return PTR_ERR_OR_ZERO(nvmem);
|
2015-12-07 10:58:11 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static const struct of_device_id mtk_efuse_of_match[] = {
|
|
|
|
{ .compatible = "mediatek,mt8173-efuse",},
|
|
|
|
{ .compatible = "mediatek,efuse",},
|
|
|
|
{/* sentinel */},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, mtk_efuse_of_match);
|
|
|
|
|
|
|
|
static struct platform_driver mtk_efuse_driver = {
|
|
|
|
.probe = mtk_efuse_probe,
|
|
|
|
.driver = {
|
|
|
|
.name = "mediatek,efuse",
|
|
|
|
.of_match_table = mtk_efuse_of_match,
|
|
|
|
},
|
|
|
|
};
|
2016-02-22 11:24:05 +00:00
|
|
|
|
|
|
|
static int __init mtk_efuse_init(void)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = platform_driver_register(&mtk_efuse_driver);
|
|
|
|
if (ret) {
|
|
|
|
pr_err("Failed to register efuse driver\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit mtk_efuse_exit(void)
|
|
|
|
{
|
|
|
|
return platform_driver_unregister(&mtk_efuse_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
subsys_initcall(mtk_efuse_init);
|
|
|
|
module_exit(mtk_efuse_exit);
|
|
|
|
|
2015-12-07 10:58:11 +00:00
|
|
|
MODULE_AUTHOR("Andrew-CT Chen <andrew-ct.chen@mediatek.com>");
|
|
|
|
MODULE_DESCRIPTION("Mediatek EFUSE driver");
|
|
|
|
MODULE_LICENSE("GPL v2");
|