2013-09-16 20:57:48 +00:00
|
|
|
* Synopsys Designware PCIe interface
|
2013-06-21 07:24:54 +00:00
|
|
|
|
|
|
|
|
Required properties:
|
2014-06-03 14:44:25 +00:00
|
|
|
- compatible: should contain "snps,dw-pcie" to identify the core.
|
2013-06-21 07:24:54 +00:00
|
|
|
- #address-cells: set to <3>
|
|
|
|
|
- #size-cells: set to <2>
|
|
|
|
|
- device_type: set to "pci"
|
|
|
|
|
- ranges: ranges for the PCI memory and I/O regions
|
|
|
|
|
- #interrupt-cells: set to <1>
|
|
|
|
|
- interrupt-map-mask and interrupt-map: standard PCI properties
|
|
|
|
|
to define the mapping of the PCIe interface to interrupt
|
|
|
|
|
numbers.
|
2013-07-31 08:14:10 +00:00
|
|
|
- num-lanes: number of lanes to use
|
2014-06-03 14:44:25 +00:00
|
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
|
|
|
See ../clocks/clock-bindings.txt for details.
|
|
|
|
|
- clock-names: Must include the following entries:
|
|
|
|
|
- "pcie"
|
|
|
|
|
- "pcie_bus"
|
2013-12-12 21:49:58 +00:00
|
|
|
|
|
|
|
|
Optional properties:
|
2013-06-21 07:24:54 +00:00
|
|
|
- reset-gpio: gpio pin number of power good signal
|
