2019-05-27 06:55:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
2014-08-08 07:06:35 +00:00
|
|
|
/*
|
|
|
|
|
* CIMaX SP2/HF CI driver
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2014 Olli Salonen <olli.salonen@iki.fi>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef SP2_PRIV_H
|
|
|
|
|
#define SP2_PRIV_H
|
|
|
|
|
|
|
|
|
|
#include "sp2.h"
|
2017-12-28 18:03:51 +00:00
|
|
|
#include <media/dvb_frontend.h>
|
2014-08-08 07:06:35 +00:00
|
|
|
|
|
|
|
|
/* state struct */
|
|
|
|
|
struct sp2 {
|
|
|
|
|
int status;
|
|
|
|
|
struct i2c_client *client;
|
|
|
|
|
struct dvb_adapter *dvb_adap;
|
|
|
|
|
struct dvb_ca_en50221 ca;
|
|
|
|
|
int module_access_type;
|
|
|
|
|
unsigned long next_status_checked_time;
|
|
|
|
|
void *priv;
|
|
|
|
|
void *ci_control;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define SP2_CI_ATTR_ACS 0x00
|
|
|
|
|
#define SP2_CI_IO_ACS 0x04
|
|
|
|
|
#define SP2_CI_WR 0
|
|
|
|
|
#define SP2_CI_RD 1
|
|
|
|
|
|
|
|
|
|
/* Module control register (0x00 module A, 0x09 module B) bits */
|
|
|
|
|
#define SP2_MOD_CTL_DET 0x01
|
|
|
|
|
#define SP2_MOD_CTL_AUTO 0x02
|
|
|
|
|
#define SP2_MOD_CTL_ACS0 0x04
|
|
|
|
|
#define SP2_MOD_CTL_ACS1 0x08
|
|
|
|
|
#define SP2_MOD_CTL_HAD 0x10
|
|
|
|
|
#define SP2_MOD_CTL_TSIEN 0x20
|
|
|
|
|
#define SP2_MOD_CTL_TSOEN 0x40
|
|
|
|
|
#define SP2_MOD_CTL_RST 0x80
|
|
|
|
|
|
|
|
|
|
#endif
|
