This website requires JavaScript.
Explore
Help
Register
Sign In
leandrof
/
linux
Watch
1
Star
0
Fork
0
You've already forked linux
forked from
Minki/linux
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
44993d3840
linux
/
drivers
/
clk
/
st
/
Makefile
2 lines
35 B
Makefile
Raw
Normal View
History
Unescape
Escape
clk: st: Support for PLLs inside ClockGenA(s) The patch supports the c65/c32 type PLLs used by ClockGenA(s) PLL clock : It includes support for all c65/c32 type PLLs inside ClockGenA(s) : implemented as Fixed Parent / Fixed Rate clock, with clock rate calculated reading H/w settings done at BOOT. c65 PLLs have 2 outputs : HS and LS c32 PLLs have 1-4 outputs : ODFx Signed-off-by: Pankaj Dev <pankaj.dev@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-02-27 15:24:15 +00:00
obj-y
+=
clkgen-mux.o clkgen-pll.o
Reference in New Issue
Copy Permalink