2012-06-18 13:06:09 +00:00
|
|
|
* Freescale MXS Application UART (AUART)
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible : Should be "fsl,<soc>-auart". The supported SoCs include
|
|
|
|
imx23 and imx28.
|
|
|
|
- reg : Address and length of the register set for the device
|
|
|
|
- interrupts : Should contain the auart interrupt numbers
|
2013-02-26 05:47:41 +00:00
|
|
|
- dmas: DMA specifier, consisting of a phandle to DMA controller node
|
|
|
|
and AUART DMA channel ID.
|
|
|
|
Refer to dma.txt and fsl-mxs-dma.txt for details.
|
|
|
|
- dma-names: "rx" for RX channel, "tx" for TX channel.
|
2012-11-16 08:03:53 +00:00
|
|
|
|
2013-08-03 14:09:14 +00:00
|
|
|
Optional properties:
|
2014-10-10 16:53:25 +00:00
|
|
|
- fsl,uart-has-rtscts : Indicate the UART has RTS and CTS lines
|
|
|
|
for hardware flow control,
|
2013-08-03 14:09:14 +00:00
|
|
|
it also means you enable the DMA support for this UART.
|
2014-10-10 16:53:25 +00:00
|
|
|
- {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD
|
|
|
|
line respectively. It will use specified PIO instead of the peripheral
|
|
|
|
function pin for the USART feature.
|
|
|
|
If unsure, don't specify this property.
|
2013-08-03 14:09:14 +00:00
|
|
|
|
2012-06-18 13:06:09 +00:00
|
|
|
Example:
|
|
|
|
auart0: serial@8006a000 {
|
|
|
|
compatible = "fsl,imx28-auart", "fsl,imx23-auart";
|
|
|
|
reg = <0x8006a000 0x2000>;
|
2013-02-26 05:47:41 +00:00
|
|
|
interrupts = <112>;
|
|
|
|
dmas = <&dma_apbx 8>, <&dma_apbx 9>;
|
|
|
|
dma-names = "rx", "tx";
|
2014-10-10 16:53:25 +00:00
|
|
|
cts-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
|
|
|
|
dsr-gpios = <&gpio1 16 GPIO_ACTIVE_LOW>;
|
|
|
|
dcd-gpios = <&gpio1 17 GPIO_ACTIVE_LOW>;
|
2012-06-18 13:06:09 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
Note: Each auart port should have an alias correctly numbered in "aliases"
|
|
|
|
node.
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &auart0;
|
|
|
|
serial1 = &auart1;
|
|
|
|
serial2 = &auart2;
|
|
|
|
serial3 = &auart3;
|
|
|
|
serial4 = &auart4;
|
|
|
|
};
|