2005-04-16 22:20:36 +00:00
|
|
|
/* $Id: telespci.c,v 2.23.2.3 2004/01/13 14:31:26 keil Exp $
|
|
|
|
*
|
|
|
|
* low level stuff for Teles PCI isdn cards
|
|
|
|
*
|
|
|
|
* Author Ton van Rosmalen
|
|
|
|
* Karsten Keil
|
|
|
|
* Copyright by Ton van Rosmalen
|
|
|
|
* by Karsten Keil <keil@isdn4linux.de>
|
2012-02-20 03:52:38 +00:00
|
|
|
*
|
2005-04-16 22:20:36 +00:00
|
|
|
* This software may be used and distributed according to the terms
|
|
|
|
* of the GNU General Public License, incorporated herein by reference.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include "hisax.h"
|
|
|
|
#include "isac.h"
|
|
|
|
#include "hscx.h"
|
|
|
|
#include "isdnl1.h"
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
2005-06-25 21:59:18 +00:00
|
|
|
static const char *telespci_revision = "$Revision: 2.23.2.3 $";
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
#define ZORAN_PO_RQ_PEN 0x02000000
|
|
|
|
#define ZORAN_PO_WR 0x00800000
|
|
|
|
#define ZORAN_PO_GID0 0x00000000
|
|
|
|
#define ZORAN_PO_GID1 0x00100000
|
|
|
|
#define ZORAN_PO_GREG0 0x00000000
|
|
|
|
#define ZORAN_PO_GREG1 0x00010000
|
|
|
|
#define ZORAN_PO_DMASK 0xFF
|
|
|
|
|
|
|
|
#define WRITE_ADDR_ISAC (ZORAN_PO_WR | ZORAN_PO_GID0 | ZORAN_PO_GREG0)
|
|
|
|
#define READ_DATA_ISAC (ZORAN_PO_GID0 | ZORAN_PO_GREG1)
|
|
|
|
#define WRITE_DATA_ISAC (ZORAN_PO_WR | ZORAN_PO_GID0 | ZORAN_PO_GREG1)
|
|
|
|
#define WRITE_ADDR_HSCX (ZORAN_PO_WR | ZORAN_PO_GID1 | ZORAN_PO_GREG0)
|
|
|
|
#define READ_DATA_HSCX (ZORAN_PO_GID1 | ZORAN_PO_GREG1)
|
|
|
|
#define WRITE_DATA_HSCX (ZORAN_PO_WR | ZORAN_PO_GID1 | ZORAN_PO_GREG1)
|
|
|
|
|
2012-02-20 03:52:38 +00:00
|
|
|
#define ZORAN_WAIT_NOBUSY do { \
|
|
|
|
portdata = readl(adr + 0x200); \
|
|
|
|
} while (portdata & ZORAN_PO_RQ_PEN)
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
static inline u_char
|
|
|
|
readisac(void __iomem *adr, u_char off)
|
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
2012-02-20 03:52:38 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* set address for ISAC */
|
|
|
|
writel(WRITE_ADDR_ISAC | off, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
2012-02-20 03:52:38 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* read data from ISAC */
|
|
|
|
writel(READ_DATA_ISAC, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
2012-02-20 03:52:38 +00:00
|
|
|
return ((u_char)(portdata & ZORAN_PO_DMASK));
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
writeisac(void __iomem *adr, u_char off, u_char data)
|
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
2012-02-20 03:52:38 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* set address for ISAC */
|
|
|
|
writel(WRITE_ADDR_ISAC | off, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
|
|
|
|
/* write data to ISAC */
|
|
|
|
writel(WRITE_DATA_ISAC | data, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u_char
|
|
|
|
readhscx(void __iomem *adr, int hscx, u_char off)
|
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
/* set address for HSCX */
|
2012-02-20 03:52:38 +00:00
|
|
|
writel(WRITE_ADDR_HSCX | ((hscx ? 0x40 : 0) + off), adr + 0x200);
|
2005-04-16 22:20:36 +00:00
|
|
|
ZORAN_WAIT_NOBUSY;
|
2012-02-20 03:52:38 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* read data from HSCX */
|
|
|
|
writel(READ_DATA_HSCX, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
return ((u_char)(portdata & ZORAN_PO_DMASK));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
writehscx(void __iomem *adr, int hscx, u_char off, u_char data)
|
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
/* set address for HSCX */
|
2012-02-20 03:52:38 +00:00
|
|
|
writel(WRITE_ADDR_HSCX | ((hscx ? 0x40 : 0) + off), adr + 0x200);
|
2005-04-16 22:20:36 +00:00
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
|
|
|
|
/* write data to HSCX */
|
|
|
|
writel(WRITE_DATA_HSCX | data, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
2012-02-20 03:52:38 +00:00
|
|
|
read_fifo_isac(void __iomem *adr, u_char *data, int size)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
register int i;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
/* read data from ISAC */
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
/* set address for ISAC fifo */
|
|
|
|
writel(WRITE_ADDR_ISAC | 0x1E, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
writel(READ_DATA_ISAC, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
data[i] = (u_char)(portdata & ZORAN_PO_DMASK);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2012-02-20 03:52:38 +00:00
|
|
|
write_fifo_isac(void __iomem *adr, u_char *data, int size)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
register int i;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
/* write data to ISAC */
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
/* set address for ISAC fifo */
|
|
|
|
writel(WRITE_ADDR_ISAC | 0x1E, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
writel(WRITE_DATA_ISAC | data[i], adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
2012-02-20 03:52:38 +00:00
|
|
|
read_fifo_hscx(void __iomem *adr, int hscx, u_char *data, int size)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
register unsigned int portdata;
|
|
|
|
register int i;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
/* read data from HSCX */
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
/* set address for HSCX fifo */
|
2012-02-20 03:52:38 +00:00
|
|
|
writel(WRITE_ADDR_HSCX | (hscx ? 0x5F : 0x1F), adr + 0x200);
|
2005-04-16 22:20:36 +00:00
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
writel(READ_DATA_HSCX, adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
data[i] = (u_char) (portdata & ZORAN_PO_DMASK);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
2012-02-20 03:52:38 +00:00
|
|
|
write_fifo_hscx(void __iomem *adr, int hscx, u_char *data, int size)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
unsigned int portdata;
|
|
|
|
register int i;
|
|
|
|
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
/* write data to HSCX */
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
/* set address for HSCX fifo */
|
2012-02-20 03:52:38 +00:00
|
|
|
writel(WRITE_ADDR_HSCX | (hscx ? 0x5F : 0x1F), adr + 0x200);
|
2005-04-16 22:20:36 +00:00
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
writel(WRITE_DATA_HSCX | data[i], adr + 0x200);
|
|
|
|
ZORAN_WAIT_NOBUSY;
|
|
|
|
udelay(10);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Interface functions */
|
|
|
|
|
|
|
|
static u_char
|
|
|
|
ReadISAC(struct IsdnCardState *cs, u_char offset)
|
|
|
|
{
|
|
|
|
return (readisac(cs->hw.teles0.membase, offset));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
WriteISAC(struct IsdnCardState *cs, u_char offset, u_char value)
|
|
|
|
{
|
|
|
|
writeisac(cs->hw.teles0.membase, offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2012-02-20 03:52:38 +00:00
|
|
|
ReadISACfifo(struct IsdnCardState *cs, u_char *data, int size)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
read_fifo_isac(cs->hw.teles0.membase, data, size);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2012-02-20 03:52:38 +00:00
|
|
|
WriteISACfifo(struct IsdnCardState *cs, u_char *data, int size)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
write_fifo_isac(cs->hw.teles0.membase, data, size);
|
|
|
|
}
|
|
|
|
|
|
|
|
static u_char
|
|
|
|
ReadHSCX(struct IsdnCardState *cs, int hscx, u_char offset)
|
|
|
|
{
|
|
|
|
return (readhscx(cs->hw.teles0.membase, hscx, offset));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
WriteHSCX(struct IsdnCardState *cs, int hscx, u_char offset, u_char value)
|
|
|
|
{
|
|
|
|
writehscx(cs->hw.teles0.membase, hscx, offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* fast interrupt HSCX stuff goes here
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg)
|
|
|
|
#define WRITEHSCX(cs, nr, reg, data) writehscx(cs->hw.teles0.membase, nr, reg, data)
|
|
|
|
#define READHSCXFIFO(cs, nr, ptr, cnt) read_fifo_hscx(cs->hw.teles0.membase, nr, ptr, cnt)
|
|
|
|
#define WRITEHSCXFIFO(cs, nr, ptr, cnt) write_fifo_hscx(cs->hw.teles0.membase, nr, ptr, cnt)
|
|
|
|
|
|
|
|
#include "hscx_irq.c"
|
|
|
|
|
|
|
|
static irqreturn_t
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 13:55:46 +00:00
|
|
|
telespci_interrupt(int intno, void *dev_id)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
struct IsdnCardState *cs = dev_id;
|
|
|
|
u_char hval, ival;
|
|
|
|
u_long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&cs->lock, flags);
|
|
|
|
hval = readhscx(cs->hw.teles0.membase, 1, HSCX_ISTA);
|
|
|
|
if (hval)
|
|
|
|
hscx_int_main(cs, hval);
|
|
|
|
ival = readisac(cs->hw.teles0.membase, ISAC_ISTA);
|
|
|
|
if ((hval | ival) == 0) {
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return IRQ_NONE;
|
|
|
|
}
|
|
|
|
if (ival)
|
|
|
|
isac_interrupt(cs, ival);
|
|
|
|
/* Clear interrupt register for Zoran PCI controller */
|
|
|
|
writel(0x70000000, cs->hw.teles0.membase + 0x3C);
|
|
|
|
|
|
|
|
writehscx(cs->hw.teles0.membase, 0, HSCX_MASK, 0xFF);
|
|
|
|
writehscx(cs->hw.teles0.membase, 1, HSCX_MASK, 0xFF);
|
|
|
|
writeisac(cs->hw.teles0.membase, ISAC_MASK, 0xFF);
|
|
|
|
writeisac(cs->hw.teles0.membase, ISAC_MASK, 0x0);
|
|
|
|
writehscx(cs->hw.teles0.membase, 0, HSCX_MASK, 0x0);
|
|
|
|
writehscx(cs->hw.teles0.membase, 1, HSCX_MASK, 0x0);
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2005-06-25 21:59:18 +00:00
|
|
|
static void
|
2005-04-16 22:20:36 +00:00
|
|
|
release_io_telespci(struct IsdnCardState *cs)
|
|
|
|
{
|
|
|
|
iounmap(cs->hw.teles0.membase);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
TelesPCI_card_msg(struct IsdnCardState *cs, int mt, void *arg)
|
|
|
|
{
|
|
|
|
u_long flags;
|
|
|
|
|
|
|
|
switch (mt) {
|
2012-02-20 03:52:38 +00:00
|
|
|
case CARD_RESET:
|
|
|
|
return (0);
|
|
|
|
case CARD_RELEASE:
|
|
|
|
release_io_telespci(cs);
|
|
|
|
return (0);
|
|
|
|
case CARD_INIT:
|
|
|
|
spin_lock_irqsave(&cs->lock, flags);
|
|
|
|
inithscxisac(cs, 3);
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return (0);
|
|
|
|
case CARD_TEST:
|
|
|
|
return (0);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2012-02-20 03:52:38 +00:00
|
|
|
return (0);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2012-12-21 21:13:05 +00:00
|
|
|
static struct pci_dev *dev_tel = NULL;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2012-12-21 21:13:05 +00:00
|
|
|
int setup_telespci(struct IsdnCard *card)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
struct IsdnCardState *cs = card->cs;
|
|
|
|
char tmp[64];
|
|
|
|
|
|
|
|
#ifdef __BIG_ENDIAN
|
|
|
|
#error "not running on big endian machines now"
|
|
|
|
#endif
|
2007-08-02 20:56:22 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
strcpy(tmp, telespci_revision);
|
|
|
|
printk(KERN_INFO "HiSax: Teles/PCI driver Rev. %s\n", HiSax_getrev(tmp));
|
|
|
|
if (cs->typ != ISDN_CTYPE_TELESPCI)
|
|
|
|
return (0);
|
2007-08-02 20:56:22 +00:00
|
|
|
|
2012-02-20 03:52:38 +00:00
|
|
|
if ((dev_tel = hisax_find_pci_device(PCI_VENDOR_ID_ZORAN, PCI_DEVICE_ID_ZORAN_36120, dev_tel))) {
|
2005-04-16 22:20:36 +00:00
|
|
|
if (pci_enable_device(dev_tel))
|
2012-02-20 03:52:38 +00:00
|
|
|
return (0);
|
2005-04-16 22:20:36 +00:00
|
|
|
cs->irq = dev_tel->irq;
|
|
|
|
if (!cs->irq) {
|
|
|
|
printk(KERN_WARNING "Teles: No IRQ for PCI card found\n");
|
2012-02-20 03:52:38 +00:00
|
|
|
return (0);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
cs->hw.teles0.membase = ioremap(pci_resource_start(dev_tel, 0),
|
2012-02-20 03:52:38 +00:00
|
|
|
PAGE_SIZE);
|
2006-06-12 22:20:16 +00:00
|
|
|
printk(KERN_INFO "Found: Zoran, base-address: 0x%llx, irq: 0x%x\n",
|
2012-02-20 03:52:38 +00:00
|
|
|
(unsigned long long)pci_resource_start(dev_tel, 0),
|
|
|
|
dev_tel->irq);
|
2005-04-16 22:20:36 +00:00
|
|
|
} else {
|
|
|
|
printk(KERN_WARNING "TelesPCI: No PCI card found\n");
|
2012-02-20 03:52:38 +00:00
|
|
|
return (0);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Initialize Zoran PCI controller */
|
|
|
|
writel(0x00000000, cs->hw.teles0.membase + 0x28);
|
|
|
|
writel(0x01000000, cs->hw.teles0.membase + 0x28);
|
|
|
|
writel(0x01000000, cs->hw.teles0.membase + 0x28);
|
|
|
|
writel(0x7BFFFFFF, cs->hw.teles0.membase + 0x2C);
|
|
|
|
writel(0x70000000, cs->hw.teles0.membase + 0x3C);
|
|
|
|
writel(0x61000000, cs->hw.teles0.membase + 0x40);
|
|
|
|
/* writel(0x00800000, cs->hw.teles0.membase + 0x200); */
|
|
|
|
|
|
|
|
printk(KERN_INFO
|
2007-10-31 07:42:07 +00:00
|
|
|
"HiSax: Teles PCI config irq:%d mem:%p\n",
|
|
|
|
cs->irq,
|
2005-04-16 22:20:36 +00:00
|
|
|
cs->hw.teles0.membase);
|
|
|
|
|
|
|
|
setup_isac(cs);
|
|
|
|
cs->readisac = &ReadISAC;
|
|
|
|
cs->writeisac = &WriteISAC;
|
|
|
|
cs->readisacfifo = &ReadISACfifo;
|
|
|
|
cs->writeisacfifo = &WriteISACfifo;
|
|
|
|
cs->BC_Read_Reg = &ReadHSCX;
|
|
|
|
cs->BC_Write_Reg = &WriteHSCX;
|
|
|
|
cs->BC_Send_Data = &hscx_fill_fifo;
|
|
|
|
cs->cardmsg = &TelesPCI_card_msg;
|
|
|
|
cs->irq_func = &telespci_interrupt;
|
2006-07-02 02:29:36 +00:00
|
|
|
cs->irq_flags |= IRQF_SHARED;
|
2005-04-16 22:20:36 +00:00
|
|
|
ISACVersion(cs, "TelesPCI:");
|
|
|
|
if (HscxVersion(cs, "TelesPCI:")) {
|
|
|
|
printk(KERN_WARNING
|
2012-02-20 03:52:38 +00:00
|
|
|
"TelesPCI: wrong HSCX versions check IO/MEM addresses\n");
|
2005-04-16 22:20:36 +00:00
|
|
|
release_io_telespci(cs);
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
return (1);
|
|
|
|
}
|