forked from Minki/linux
90 lines
2.8 KiB
C
90 lines
2.8 KiB
C
|
/* linux/include/asm-arm/arch-msm/irqs.h
|
||
|
|
*
|
||
|
|
* Copyright (C) 2007 Google, Inc.
|
||
|
|
* Author: Brian Swetland <swetland@google.com>
|
||
|
|
*
|
||
|
|
* This software is licensed under the terms of the GNU General Public
|
||
|
|
* License version 2, as published by the Free Software Foundation, and
|
||
|
|
* may be copied, distributed, and modified under those terms.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_ARCH_MSM_IRQS_H
|
||
|
|
|
||
|
|
/* MSM ARM11 Interrupt Numbers */
|
||
|
|
/* See 80-VE113-1 A, pp219-221 */
|
||
|
|
|
||
|
|
#define INT_A9_M2A_0 0
|
||
|
|
#define INT_A9_M2A_1 1
|
||
|
|
#define INT_A9_M2A_2 2
|
||
|
|
#define INT_A9_M2A_3 3
|
||
|
|
#define INT_A9_M2A_4 4
|
||
|
|
#define INT_A9_M2A_5 5
|
||
|
|
#define INT_A9_M2A_6 6
|
||
|
|
#define INT_GP_TIMER_EXP 7
|
||
|
|
#define INT_DEBUG_TIMER_EXP 8
|
||
|
|
#define INT_UART1 9
|
||
|
|
#define INT_UART2 10
|
||
|
|
#define INT_UART3 11
|
||
|
|
#define INT_UART1_RX 12
|
||
|
|
#define INT_UART2_RX 13
|
||
|
|
#define INT_UART3_RX 14
|
||
|
|
#define INT_USB_OTG 15
|
||
|
|
#define INT_MDDI_PRI 16
|
||
|
|
#define INT_MDDI_EXT 17
|
||
|
|
#define INT_MDDI_CLIENT 18
|
||
|
|
#define INT_MDP 19
|
||
|
|
#define INT_GRAPHICS 20
|
||
|
|
#define INT_ADM_AARM 21
|
||
|
|
#define INT_ADSP_A11 22
|
||
|
|
#define INT_ADSP_A9_A11 23
|
||
|
|
#define INT_SDC1_0 24
|
||
|
|
#define INT_SDC1_1 25
|
||
|
|
#define INT_SDC2_0 26
|
||
|
|
#define INT_SDC2_1 27
|
||
|
|
#define INT_KEYSENSE 28
|
||
|
|
#define INT_TCHSCRN_SSBI 29
|
||
|
|
#define INT_TCHSCRN1 30
|
||
|
|
#define INT_TCHSCRN2 31
|
||
|
|
|
||
|
|
#define INT_GPIO_GROUP1 (32 + 0)
|
||
|
|
#define INT_GPIO_GROUP2 (32 + 1)
|
||
|
|
#define INT_PWB_I2C (32 + 2)
|
||
|
|
#define INT_SOFTRESET (32 + 3)
|
||
|
|
#define INT_NAND_WR_ER_DONE (32 + 4)
|
||
|
|
#define INT_NAND_OP_DONE (32 + 5)
|
||
|
|
#define INT_PBUS_ARM11 (32 + 6)
|
||
|
|
#define INT_AXI_MPU_SMI (32 + 7)
|
||
|
|
#define INT_AXI_MPU_EBI1 (32 + 8)
|
||
|
|
#define INT_AD_HSSD (32 + 9)
|
||
|
|
#define INT_ARM11_PMU (32 + 10)
|
||
|
|
#define INT_ARM11_DMA (32 + 11)
|
||
|
|
#define INT_TSIF_IRQ (32 + 12)
|
||
|
|
#define INT_UART1DM_IRQ (32 + 13)
|
||
|
|
#define INT_UART1DM_RX (32 + 14)
|
||
|
|
#define INT_USB_HS (32 + 15)
|
||
|
|
#define INT_SDC3_0 (32 + 16)
|
||
|
|
#define INT_SDC3_1 (32 + 17)
|
||
|
|
#define INT_SDC4_0 (32 + 18)
|
||
|
|
#define INT_SDC4_1 (32 + 19)
|
||
|
|
#define INT_UART2DM_RX (32 + 20)
|
||
|
|
#define INT_UART2DM_IRQ (32 + 21)
|
||
|
|
|
||
|
|
/* 22-31 are reserved */
|
||
|
|
|
||
|
|
#define MSM_IRQ_BIT(irq) (1 << ((irq) & 31))
|
||
|
|
|
||
|
|
#define NR_MSM_IRQS 64
|
||
|
|
#define NR_GPIO_IRQS 122
|
||
|
|
#define NR_BOARD_IRQS 64
|
||
|
|
#define NR_IRQS (NR_MSM_IRQS + NR_GPIO_IRQS + NR_BOARD_IRQS)
|
||
|
|
|
||
|
|
#define MSM_GPIO_TO_INT(n) (NR_MSM_IRQS + (n))
|
||
|
|
|
||
|
|
#endif
|