2013-03-25 00:11:27 +00:00
|
|
|
Wolfson Arizona class audio SoCs
|
|
|
|
|
|
|
|
These devices are audio SoCs with extensive digital capabilites and a range
|
|
|
|
of analogue I/O.
|
|
|
|
|
|
|
|
Required properties:
|
|
|
|
|
2014-03-19 10:18:54 +00:00
|
|
|
- compatible : One of the following chip-specific strings:
|
|
|
|
"wlf,wm5102"
|
|
|
|
"wlf,wm5110"
|
|
|
|
"wlf,wm8997"
|
2013-03-25 00:11:27 +00:00
|
|
|
- reg : I2C slave address when connected using I2C, chip select number when
|
|
|
|
using SPI.
|
|
|
|
|
|
|
|
- interrupts : The interrupt line the /IRQ signal for the device is
|
|
|
|
connected to.
|
|
|
|
- interrupt-controller : Arizona class devices contain interrupt controllers
|
|
|
|
and may provide interrupt services to other devices.
|
|
|
|
- interrupt-parent : The parent interrupt controller.
|
|
|
|
- #interrupt-cells: the number of cells to describe an IRQ, this should be 2.
|
|
|
|
The first cell is the IRQ number.
|
|
|
|
The second cell is the flags, encoded as the trigger masks from
|
|
|
|
Documentation/devicetree/bindings/interrupts.txt
|
|
|
|
|
|
|
|
- gpio-controller : Indicates this device is a GPIO controller.
|
|
|
|
- #gpio-cells : Must be 2. The first cell is the pin number and the
|
|
|
|
second cell is used to specify optional parameters (currently unused).
|
|
|
|
|
2014-03-19 10:18:54 +00:00
|
|
|
- AVDD-supply, DBVDD1-supply, DBVDD2-supply, DBVDD3-supply (wm5102, wm5110),
|
|
|
|
CPVDD-supply, SPKVDDL-supply (wm5102, wm5110), SPKVDDR-supply (wm5102,
|
|
|
|
wm5110), SPKVDD-supply (wm8997) : Power supplies for the device, as covered
|
2013-03-25 00:11:27 +00:00
|
|
|
in Documentation/devicetree/bindings/regulator/regulator.txt
|
|
|
|
|
|
|
|
Optional properties:
|
|
|
|
|
|
|
|
- wlf,reset : GPIO specifier for the GPIO controlling /RESET
|
|
|
|
- wlf,ldoena : GPIO specifier for the GPIO controlling LDOENA
|
|
|
|
|
|
|
|
- wlf,gpio-defaults : A list of GPIO configuration register values. If
|
|
|
|
absent, no configuration of these registers is performed. If any
|
|
|
|
entry has a value that is out of range for a 16 bit register then
|
|
|
|
the chip default will be used. If present exactly five values must
|
|
|
|
be specified.
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
codec: wm5102@1a {
|
|
|
|
compatible = "wlf,wm5102";
|
|
|
|
reg = <0x1a>;
|
|
|
|
interrupts = <347>;
|
2014-03-19 10:18:54 +00:00
|
|
|
interrupt-controller;
|
2013-03-25 00:11:27 +00:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
|
|
|
wlf,gpio-defaults = <
|
2014-03-19 10:18:54 +00:00
|
|
|
0x00000000 /* AIF1TXLRCLK */
|
|
|
|
0xffffffff
|
|
|
|
0xffffffff
|
|
|
|
0xffffffff
|
|
|
|
0xffffffff
|
2013-03-25 00:11:27 +00:00
|
|
|
>;
|
|
|
|
};
|