2005-04-16 22:20:36 +00:00
|
|
|
#ifndef __ARM_MMU_H
|
|
|
|
#define __ARM_MMU_H
|
|
|
|
|
2006-06-20 19:46:52 +00:00
|
|
|
#ifdef CONFIG_MMU
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
typedef struct {
|
2007-05-17 09:19:23 +00:00
|
|
|
#ifdef CONFIG_CPU_HAS_ASID
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned int id;
|
2009-07-03 13:44:46 +00:00
|
|
|
raw_spinlock_t id_lock;
|
2005-04-16 22:20:36 +00:00
|
|
|
#endif
|
2006-06-29 19:17:15 +00:00
|
|
|
unsigned int kvm_seq;
|
2005-04-16 22:20:36 +00:00
|
|
|
} mm_context_t;
|
|
|
|
|
2007-05-17 09:19:23 +00:00
|
|
|
#ifdef CONFIG_CPU_HAS_ASID
|
2005-04-16 22:20:36 +00:00
|
|
|
#define ASID(mm) ((mm)->context.id & 255)
|
2010-11-23 10:39:23 +00:00
|
|
|
|
|
|
|
/* init_mm.context.id_lock should be initialized. */
|
|
|
|
#define INIT_MM_CONTEXT(name) \
|
2009-07-03 13:44:46 +00:00
|
|
|
.context.id_lock = __RAW_SPIN_LOCK_UNLOCKED(name.context.id_lock),
|
2005-04-16 22:20:36 +00:00
|
|
|
#else
|
|
|
|
#define ASID(mm) (0)
|
|
|
|
#endif
|
|
|
|
|
2006-06-20 19:46:52 +00:00
|
|
|
#else
|
|
|
|
|
|
|
|
/*
|
|
|
|
* From nommu.h:
|
|
|
|
* Copyright (C) 2002, David McCullough <davidm@snapgear.com>
|
|
|
|
* modified for 2.6 by Hyok S. Choi <hyok.choi@samsung.com>
|
|
|
|
*/
|
|
|
|
typedef struct {
|
|
|
|
unsigned long end_brk;
|
|
|
|
} mm_context_t;
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2012-03-28 17:30:01 +00:00
|
|
|
/*
|
|
|
|
* switch_mm() may do a full cache flush over the context switch,
|
|
|
|
* so enable interrupts over the context switch to avoid high
|
|
|
|
* latency.
|
|
|
|
*/
|
|
|
|
#define __ARCH_WANT_INTERRUPTS_ON_CTXSW
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#endif
|