2018-04-27 22:42:52 +00:00
|
|
|
/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
*
|
2018-04-27 22:42:52 +00:00
|
|
|
* Copyright (C) 2017-2018 Jason A. Donenfeld <Jason@zx2c4.com>. All Rights Reserved.
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/linkage.h>
|
|
|
|
|
2018-12-07 18:08:17 +00:00
|
|
|
#include <asm/assembler.h>
|
|
|
|
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
ENTRY(__ashlti3)
|
|
|
|
cbz x2, 1f
|
|
|
|
mov x3, #64
|
|
|
|
sub x3, x3, x2
|
|
|
|
cmp x3, #0
|
|
|
|
b.le 2f
|
|
|
|
lsl x1, x1, x2
|
|
|
|
lsr x3, x0, x3
|
|
|
|
lsl x2, x0, x2
|
|
|
|
orr x1, x1, x3
|
|
|
|
mov x0, x2
|
|
|
|
1:
|
|
|
|
ret
|
|
|
|
2:
|
|
|
|
neg w1, w3
|
|
|
|
mov x2, #0
|
|
|
|
lsl x1, x0, x1
|
|
|
|
mov x0, x2
|
|
|
|
ret
|
|
|
|
ENDPROC(__ashlti3)
|
2018-12-07 18:08:17 +00:00
|
|
|
EXPORT_SYMBOL(__ashlti3)
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
|
|
|
|
ENTRY(__ashrti3)
|
2017-11-07 02:24:04 +00:00
|
|
|
cbz x2, 1f
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
mov x3, #64
|
|
|
|
sub x3, x3, x2
|
|
|
|
cmp x3, #0
|
2017-11-07 02:24:04 +00:00
|
|
|
b.le 2f
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
lsr x0, x0, x2
|
|
|
|
lsl x3, x1, x3
|
|
|
|
asr x2, x1, x2
|
|
|
|
orr x0, x0, x3
|
|
|
|
mov x1, x2
|
2017-11-07 02:24:04 +00:00
|
|
|
1:
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
ret
|
2017-11-07 02:24:04 +00:00
|
|
|
2:
|
arm64: support __int128 on gcc 5+
Versions of gcc prior to gcc 5 emitted a __multi3 function call when
dealing with TI types, resulting in failures when trying to link to
libgcc, and more generally, bad performance. However, since gcc 5,
the compiler supports actually emitting fast instructions, which means
we can at long last enable this option and receive the speedups.
The gcc commit that added proper Aarch64 support is:
https://gcc.gnu.org/git/?p=gcc.git;a=commitdiff;h=d1ae7bb994f49316f6f63e6173f2931e837a351d
This commit appears to be part of the gcc 5 release.
There are still a few instructions, __ashlti3 and __ashrti3, which
require libgcc, which is fine. Rather than linking to libgcc, we
simply provide them ourselves, since they're not that complicated.
Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-11-03 14:18:58 +00:00
|
|
|
neg w0, w3
|
|
|
|
asr x2, x1, #63
|
|
|
|
asr x0, x1, x0
|
|
|
|
mov x1, x2
|
|
|
|
ret
|
|
|
|
ENDPROC(__ashrti3)
|
2018-12-07 18:08:17 +00:00
|
|
|
EXPORT_SYMBOL(__ashrti3)
|
2017-11-07 01:49:54 +00:00
|
|
|
|
|
|
|
ENTRY(__lshrti3)
|
|
|
|
cbz x2, 1f
|
|
|
|
mov x3, #64
|
|
|
|
sub x3, x3, x2
|
|
|
|
cmp x3, #0
|
|
|
|
b.le 2f
|
|
|
|
lsr x0, x0, x2
|
|
|
|
lsl x3, x1, x3
|
|
|
|
lsr x2, x1, x2
|
|
|
|
orr x0, x0, x3
|
|
|
|
mov x1, x2
|
|
|
|
1:
|
|
|
|
ret
|
|
|
|
2:
|
|
|
|
neg w0, w3
|
|
|
|
mov x2, #0
|
|
|
|
lsr x0, x1, x0
|
|
|
|
mov x1, x2
|
|
|
|
ret
|
|
|
|
ENDPROC(__lshrti3)
|
2018-12-07 18:08:17 +00:00
|
|
|
EXPORT_SYMBOL(__lshrti3)
|