2005-04-16 22:20:36 +00:00
|
|
|
#ifndef __ASM_SH_IRQ_H
|
|
|
|
#define __ASM_SH_IRQ_H
|
|
|
|
|
|
|
|
#include <asm/machvec.h>
|
|
|
|
|
2007-03-12 05:09:35 +00:00
|
|
|
/*
|
|
|
|
* A sane default based on a reasonable vector table size, platforms are
|
|
|
|
* advised to cap this at the hard limit that they're interested in
|
|
|
|
* through the machvec.
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
2007-03-12 05:09:35 +00:00
|
|
|
#define NR_IRQS 256
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2006-12-06 03:05:02 +00:00
|
|
|
/*
|
|
|
|
* Convert back and forth between INTEVT and IRQ values.
|
|
|
|
*/
|
2007-03-14 04:03:35 +00:00
|
|
|
#ifdef CONFIG_CPU_HAS_INTEVT
|
2006-12-06 03:05:02 +00:00
|
|
|
#define evt2irq(evt) (((evt) >> 5) - 16)
|
|
|
|
#define irq2evt(irq) (((irq) + 16) << 5)
|
2007-03-14 04:03:35 +00:00
|
|
|
#else
|
|
|
|
#define evt2irq(evt) (evt)
|
|
|
|
#define irq2evt(irq) (irq)
|
|
|
|
#endif
|
2006-12-06 03:05:02 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Simple Mask Register Support
|
|
|
|
*/
|
|
|
|
extern void make_maskreg_irq(unsigned int irq);
|
|
|
|
extern unsigned short *irq_mask_register;
|
|
|
|
|
2006-09-27 08:03:56 +00:00
|
|
|
/*
|
|
|
|
* PINT IRQs
|
|
|
|
*/
|
|
|
|
void init_IRQ_pint(void);
|
2006-12-06 03:05:02 +00:00
|
|
|
void make_imask_irq(unsigned int irq);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
static inline int generic_irq_demux(int irq)
|
|
|
|
{
|
|
|
|
return irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define irq_canonicalize(irq) (irq)
|
2006-11-20 04:55:34 +00:00
|
|
|
#define irq_demux(irq) sh_mv.mv_irq_demux(irq)
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-11-02 03:16:51 +00:00
|
|
|
#ifdef CONFIG_IRQSTACKS
|
2006-09-27 09:22:14 +00:00
|
|
|
extern void irq_ctx_init(int cpu);
|
|
|
|
extern void irq_ctx_exit(int cpu);
|
|
|
|
# define __ARCH_HAS_DO_SOFTIRQ
|
|
|
|
#else
|
|
|
|
# define irq_ctx_init(cpu) do { } while (0)
|
|
|
|
# define irq_ctx_exit(cpu) do { } while (0)
|
|
|
|
#endif
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#endif /* __ASM_SH_IRQ_H */
|