2013-03-29 08:49:37 +00:00
|
|
|
/*
|
|
|
|
* Device Tree Source for the Lager board
|
|
|
|
*
|
2014-02-19 23:22:31 +00:00
|
|
|
* Copyright (C) 2013-2014 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2014 Cogent Embedded, Inc.
|
2013-03-29 08:49:37 +00:00
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
2014-11-04 01:47:56 +00:00
|
|
|
/*
|
|
|
|
* SSI-AK4643
|
|
|
|
*
|
|
|
|
* SW1: 1: AK4643
|
|
|
|
* 2: CN22
|
|
|
|
* 3: ADV7511
|
|
|
|
*
|
|
|
|
* This command is required when Playback/Capture
|
|
|
|
*
|
|
|
|
* amixer set "LINEOUT Mixer DACL" on
|
2014-11-04 01:48:38 +00:00
|
|
|
* amixer set "DVC Out" 100%
|
|
|
|
* amixer set "DVC In" 100%
|
|
|
|
*
|
|
|
|
* You can use Mute
|
|
|
|
*
|
|
|
|
* amixer set "DVC Out Mute" on
|
|
|
|
* amixer set "DVC In Mute" on
|
2014-11-11 04:36:47 +00:00
|
|
|
*
|
|
|
|
* You can use Volume Ramp
|
|
|
|
*
|
|
|
|
* amixer set "DVC Out Ramp Up Rate" "0.125 dB/64 steps"
|
|
|
|
* amixer set "DVC Out Ramp Down Rate" "0.125 dB/512 steps"
|
|
|
|
* amixer set "DVC Out Ramp" on
|
|
|
|
* aplay xxx.wav &
|
|
|
|
* amixer set "DVC Out" 80% // Volume Down
|
|
|
|
* amixer set "DVC Out" 100% // Volume Up
|
2014-11-04 01:47:56 +00:00
|
|
|
*/
|
|
|
|
|
2013-03-29 08:49:37 +00:00
|
|
|
/dts-v1/;
|
2013-11-09 12:23:53 +00:00
|
|
|
#include "r8a7790.dtsi"
|
2013-12-11 14:13:47 +00:00
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
2014-03-18 12:57:48 +00:00
|
|
|
#include <dt-bindings/input/input.h>
|
2013-03-29 08:49:37 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Lager";
|
|
|
|
compatible = "renesas,lager", "renesas,r8a7790";
|
|
|
|
|
2014-04-30 00:31:45 +00:00
|
|
|
aliases {
|
2013-10-18 14:00:00 +00:00
|
|
|
serial0 = &scifa0;
|
|
|
|
serial1 = &scifa1;
|
2014-04-30 00:31:45 +00:00
|
|
|
};
|
|
|
|
|
2013-03-29 08:49:37 +00:00
|
|
|
chosen {
|
2014-12-02 17:39:48 +00:00
|
|
|
bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
|
2014-10-03 15:11:40 +00:00
|
|
|
stdout-path = &scifa0;
|
2013-03-29 08:49:37 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
memory@40000000 {
|
|
|
|
device_type = "memory";
|
2014-06-06 06:40:26 +00:00
|
|
|
reg = <0 0x40000000 0 0x40000000>;
|
2013-03-29 08:49:37 +00:00
|
|
|
};
|
|
|
|
|
2014-09-03 00:49:01 +00:00
|
|
|
memory@140000000 {
|
2013-10-31 03:21:41 +00:00
|
|
|
device_type = "memory";
|
2014-06-06 06:40:26 +00:00
|
|
|
reg = <1 0x40000000 0 0xc0000000>;
|
2013-10-31 03:21:41 +00:00
|
|
|
};
|
|
|
|
|
2013-03-29 08:49:37 +00:00
|
|
|
lbsc {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
};
|
2013-12-11 14:13:47 +00:00
|
|
|
|
2014-11-12 08:59:35 +00:00
|
|
|
keyboard {
|
2014-03-18 12:57:48 +00:00
|
|
|
compatible = "gpio-keys";
|
|
|
|
|
|
|
|
button@1 {
|
|
|
|
linux,code = <KEY_1>;
|
|
|
|
label = "SW2-1";
|
|
|
|
gpio-key,wakeup;
|
|
|
|
debounce-interval = <20>;
|
|
|
|
gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
button@2 {
|
|
|
|
linux,code = <KEY_2>;
|
|
|
|
label = "SW2-2";
|
|
|
|
gpio-key,wakeup;
|
|
|
|
debounce-interval = <20>;
|
|
|
|
gpios = <&gpio1 24 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
button@3 {
|
|
|
|
linux,code = <KEY_3>;
|
|
|
|
label = "SW2-3";
|
|
|
|
gpio-key,wakeup;
|
|
|
|
debounce-interval = <20>;
|
|
|
|
gpios = <&gpio1 26 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
button@4 {
|
|
|
|
linux,code = <KEY_4>;
|
|
|
|
label = "SW2-4";
|
|
|
|
gpio-key,wakeup;
|
|
|
|
debounce-interval = <20>;
|
|
|
|
gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-12-11 14:13:47 +00:00
|
|
|
leds {
|
|
|
|
compatible = "gpio-leds";
|
|
|
|
led6 {
|
|
|
|
gpios = <&gpio4 22 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
led7 {
|
|
|
|
gpios = <&gpio4 23 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
led8 {
|
|
|
|
gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
fixedregulator3v3: fixedregulator@0 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "fixed-3.3V";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
2014-02-13 05:43:19 +00:00
|
|
|
|
|
|
|
vcc_sdhi0: regulator@1 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
|
|
|
regulator-name = "SDHI0 Vcc";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
|
|
|
gpio = <&gpio5 24 GPIO_ACTIVE_HIGH>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
|
|
|
|
|
|
|
vccq_sdhi0: regulator@2 {
|
|
|
|
compatible = "regulator-gpio";
|
|
|
|
|
|
|
|
regulator-name = "SDHI0 VccQ";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
|
|
|
gpios = <&gpio5 29 GPIO_ACTIVE_HIGH>;
|
|
|
|
gpios-states = <1>;
|
|
|
|
states = <3300000 1
|
|
|
|
1800000 0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vcc_sdhi2: regulator@3 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
|
|
|
|
regulator-name = "SDHI2 Vcc";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
|
|
|
gpio = <&gpio5 25 GPIO_ACTIVE_HIGH>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
|
|
|
|
|
|
|
vccq_sdhi2: regulator@4 {
|
|
|
|
compatible = "regulator-gpio";
|
|
|
|
|
|
|
|
regulator-name = "SDHI2 VccQ";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
|
|
|
gpios = <&gpio5 30 GPIO_ACTIVE_HIGH>;
|
|
|
|
gpios-states = <1>;
|
|
|
|
states = <3300000 1
|
|
|
|
1800000 0>;
|
|
|
|
};
|
2014-01-21 15:02:54 +00:00
|
|
|
|
2014-11-04 01:47:56 +00:00
|
|
|
sound {
|
|
|
|
compatible = "simple-audio-card";
|
|
|
|
|
|
|
|
simple-audio-card,format = "left_j";
|
|
|
|
simple-audio-card,bitclock-master = <&sndcodec>;
|
|
|
|
simple-audio-card,frame-master = <&sndcodec>;
|
|
|
|
|
|
|
|
sndcpu: simple-audio-card,cpu {
|
|
|
|
sound-dai = <&rcar_sound>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sndcodec: simple-audio-card,codec {
|
|
|
|
sound-dai = <&ak4643>;
|
|
|
|
system-clock-frequency = <11289600>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-01-21 15:02:54 +00:00
|
|
|
vga-encoder {
|
|
|
|
compatible = "adi,adv7123";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
adv7123_in: endpoint {
|
|
|
|
remote-endpoint = <&du_out_rgb>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
adv7123_out: endpoint {
|
|
|
|
remote-endpoint = <&vga_in>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
vga {
|
|
|
|
compatible = "vga-connector";
|
|
|
|
|
|
|
|
port {
|
|
|
|
vga_in: endpoint {
|
|
|
|
remote-endpoint = <&adv7123_out>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-12-10 23:42:11 +00:00
|
|
|
|
|
|
|
hdmi-out {
|
|
|
|
compatible = "hdmi-connector";
|
|
|
|
type = "a";
|
|
|
|
|
|
|
|
port {
|
|
|
|
hdmi_con: endpoint {
|
|
|
|
remote-endpoint = <&adv7511_out>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2015-02-26 09:21:22 +00:00
|
|
|
|
|
|
|
x2_clk: x2-clock {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <148500000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
x13_clk: x13-clock {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <148500000>;
|
|
|
|
};
|
2014-01-21 15:02:54 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&du {
|
|
|
|
pinctrl-0 = <&du_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
|
2015-02-26 09:21:22 +00:00
|
|
|
clocks = <&mstp7_clks R8A7790_CLK_DU0>,
|
|
|
|
<&mstp7_clks R8A7790_CLK_DU1>,
|
|
|
|
<&mstp7_clks R8A7790_CLK_DU2>,
|
|
|
|
<&mstp7_clks R8A7790_CLK_LVDS0>,
|
|
|
|
<&mstp7_clks R8A7790_CLK_LVDS1>,
|
|
|
|
<&x13_clk>, <&x2_clk>;
|
|
|
|
clock-names = "du.0", "du.1", "du.2", "lvds.0", "lvds.1",
|
|
|
|
"dclkin.0", "dclkin.1";
|
|
|
|
|
2014-01-21 15:02:54 +00:00
|
|
|
ports {
|
|
|
|
port@0 {
|
|
|
|
endpoint {
|
|
|
|
remote-endpoint = <&adv7123_in>;
|
|
|
|
};
|
|
|
|
};
|
2014-12-10 23:42:11 +00:00
|
|
|
port@1 {
|
|
|
|
endpoint {
|
|
|
|
remote-endpoint = <&adv7511_in>;
|
|
|
|
};
|
|
|
|
};
|
2014-01-21 15:02:54 +00:00
|
|
|
port@2 {
|
|
|
|
lvds_connector: endpoint {
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-12-11 14:13:47 +00:00
|
|
|
};
|
|
|
|
|
2013-12-11 14:13:49 +00:00
|
|
|
&extal_clk {
|
|
|
|
clock-frequency = <20000000>;
|
|
|
|
};
|
|
|
|
|
2013-12-11 14:13:47 +00:00
|
|
|
&pfc {
|
2014-02-16 21:31:59 +00:00
|
|
|
du_pins: du {
|
|
|
|
renesas,groups = "du_rgb666", "du_sync_1", "du_clk_out_0";
|
|
|
|
renesas,function = "du";
|
|
|
|
};
|
|
|
|
|
2014-09-16 16:10:37 +00:00
|
|
|
scifa0_pins: serial0 {
|
|
|
|
renesas,groups = "scifa0_data";
|
|
|
|
renesas,function = "scifa0";
|
2013-12-11 14:13:47 +00:00
|
|
|
};
|
|
|
|
|
2014-02-19 23:22:31 +00:00
|
|
|
ether_pins: ether {
|
|
|
|
renesas,groups = "eth_link", "eth_mdio", "eth_rmii";
|
|
|
|
renesas,function = "eth";
|
|
|
|
};
|
|
|
|
|
|
|
|
phy1_pins: phy1 {
|
|
|
|
renesas,groups = "intc_irq0";
|
|
|
|
renesas,function = "intc";
|
|
|
|
};
|
|
|
|
|
2014-09-16 16:10:37 +00:00
|
|
|
scifa1_pins: serial1 {
|
|
|
|
renesas,groups = "scifa1_data";
|
|
|
|
renesas,function = "scifa1";
|
2013-12-11 14:13:47 +00:00
|
|
|
};
|
|
|
|
|
2014-02-13 05:43:19 +00:00
|
|
|
sdhi0_pins: sd0 {
|
2014-04-07 19:16:52 +00:00
|
|
|
renesas,groups = "sdhi0_data4", "sdhi0_ctrl";
|
2014-02-13 05:43:19 +00:00
|
|
|
renesas,function = "sdhi0";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhi2_pins: sd2 {
|
2014-04-07 19:16:52 +00:00
|
|
|
renesas,groups = "sdhi2_data4", "sdhi2_ctrl";
|
2014-02-13 05:43:19 +00:00
|
|
|
renesas,function = "sdhi2";
|
|
|
|
};
|
|
|
|
|
2013-12-11 14:13:47 +00:00
|
|
|
mmc1_pins: mmc1 {
|
|
|
|
renesas,groups = "mmc1_data8", "mmc1_ctrl";
|
|
|
|
renesas,function = "mmc1";
|
|
|
|
};
|
2014-02-10 10:47:30 +00:00
|
|
|
|
2014-02-25 10:30:13 +00:00
|
|
|
qspi_pins: spi0 {
|
2014-02-10 10:47:30 +00:00
|
|
|
renesas,groups = "qspi_ctrl", "qspi_data4";
|
|
|
|
renesas,function = "qspi";
|
|
|
|
};
|
2014-02-25 10:30:17 +00:00
|
|
|
|
|
|
|
msiof1_pins: spi2 {
|
|
|
|
renesas,groups = "msiof1_clk", "msiof1_sync", "msiof1_rx",
|
|
|
|
"msiof1_tx";
|
|
|
|
renesas,function = "msiof1";
|
|
|
|
};
|
2014-06-03 12:02:12 +00:00
|
|
|
|
2014-07-10 10:50:56 +00:00
|
|
|
iic1_pins: iic1 {
|
|
|
|
renesas,groups = "iic1";
|
|
|
|
renesas,function = "iic1";
|
2014-06-06 07:11:00 +00:00
|
|
|
};
|
|
|
|
|
2014-07-10 10:50:56 +00:00
|
|
|
iic2_pins: iic2 {
|
|
|
|
renesas,groups = "iic2";
|
|
|
|
renesas,function = "iic2";
|
2014-06-06 07:11:00 +00:00
|
|
|
};
|
|
|
|
|
2014-07-04 00:19:51 +00:00
|
|
|
iic3_pins: iic3 {
|
|
|
|
renesas,groups = "iic3";
|
|
|
|
renesas,function = "iic3";
|
2014-06-03 12:02:12 +00:00
|
|
|
};
|
2014-06-24 18:02:21 +00:00
|
|
|
|
2014-10-24 10:44:34 +00:00
|
|
|
hsusb_pins: hsusb {
|
|
|
|
renesas,groups = "usb0_ovc_vbus";
|
|
|
|
renesas,function = "usb0";
|
|
|
|
};
|
|
|
|
|
2014-06-24 18:02:21 +00:00
|
|
|
usb0_pins: usb0 {
|
|
|
|
renesas,groups = "usb0";
|
|
|
|
renesas,function = "usb0";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb1_pins: usb1 {
|
|
|
|
renesas,groups = "usb1";
|
|
|
|
renesas,function = "usb1";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb2_pins: usb2 {
|
|
|
|
renesas,groups = "usb2";
|
|
|
|
renesas,function = "usb2";
|
|
|
|
};
|
2014-08-12 20:18:26 +00:00
|
|
|
|
|
|
|
vin1_pins: vin {
|
|
|
|
renesas,groups = "vin1_data8", "vin1_clk";
|
|
|
|
renesas,function = "vin1";
|
|
|
|
};
|
2014-11-04 01:47:56 +00:00
|
|
|
|
|
|
|
sound_pins: sound {
|
|
|
|
renesas,groups = "ssi0129_ctrl", "ssi0_data", "ssi1_data";
|
|
|
|
renesas,function = "ssi";
|
|
|
|
};
|
|
|
|
|
|
|
|
sound_clk_pins: sound_clk {
|
|
|
|
renesas,groups = "audio_clk_a";
|
|
|
|
renesas,function = "audio_clk";
|
|
|
|
};
|
2013-12-11 14:13:47 +00:00
|
|
|
};
|
|
|
|
|
2014-02-19 23:22:31 +00:00
|
|
|
ðer {
|
|
|
|
pinctrl-0 = <ðer_pins &phy1_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
phy-handle = <&phy1>;
|
|
|
|
renesas,ether-link-active-low;
|
2014-12-09 11:25:01 +00:00
|
|
|
status = "okay";
|
2014-02-19 23:22:31 +00:00
|
|
|
|
|
|
|
phy1: ethernet-phy@1 {
|
|
|
|
reg = <1>;
|
|
|
|
interrupt-parent = <&irqc0>;
|
|
|
|
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
|
2014-04-08 00:21:35 +00:00
|
|
|
micrel,led-mode = <1>;
|
2014-02-19 23:22:31 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-07-09 13:12:41 +00:00
|
|
|
&cmt0 {
|
2014-12-09 11:25:01 +00:00
|
|
|
status = "okay";
|
2014-07-09 13:12:41 +00:00
|
|
|
};
|
|
|
|
|
2013-12-11 14:13:47 +00:00
|
|
|
&mmcif1 {
|
|
|
|
pinctrl-0 = <&mmc1_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
vmmc-supply = <&fixedregulator3v3>;
|
|
|
|
bus-width = <8>;
|
|
|
|
non-removable;
|
|
|
|
status = "okay";
|
2013-03-29 08:49:37 +00:00
|
|
|
};
|
2014-01-14 17:05:31 +00:00
|
|
|
|
|
|
|
&sata1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2014-02-10 10:47:30 +00:00
|
|
|
|
2014-02-25 10:30:13 +00:00
|
|
|
&qspi {
|
2014-02-10 10:47:30 +00:00
|
|
|
pinctrl-0 = <&qspi_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
flash: flash@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2015-05-20 18:16:52 +00:00
|
|
|
compatible = "spansion,s25fl512s", "jedec,spi-nor";
|
2014-02-10 10:47:30 +00:00
|
|
|
reg = <0>;
|
|
|
|
spi-max-frequency = <30000000>;
|
2014-04-14 17:36:00 +00:00
|
|
|
spi-tx-bus-width = <4>;
|
|
|
|
spi-rx-bus-width = <4>;
|
2014-12-10 02:30:27 +00:00
|
|
|
spi-cpha;
|
|
|
|
spi-cpol;
|
2014-02-10 10:47:30 +00:00
|
|
|
m25p,fast-read;
|
|
|
|
|
|
|
|
partition@0 {
|
|
|
|
label = "loader";
|
|
|
|
reg = <0x00000000 0x00040000>;
|
|
|
|
read-only;
|
|
|
|
};
|
|
|
|
partition@40000 {
|
|
|
|
label = "user";
|
|
|
|
reg = <0x00040000 0x00400000>;
|
|
|
|
read-only;
|
|
|
|
};
|
|
|
|
partition@440000 {
|
|
|
|
label = "flash";
|
|
|
|
reg = <0x00440000 0x03bc0000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-02-13 05:43:19 +00:00
|
|
|
|
2014-09-16 16:10:37 +00:00
|
|
|
&scifa0 {
|
|
|
|
pinctrl-0 = <&scifa0_pins>;
|
2014-04-30 00:31:45 +00:00
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-09-16 16:10:37 +00:00
|
|
|
&scifa1 {
|
|
|
|
pinctrl-0 = <&scifa1_pins>;
|
2014-04-30 00:31:45 +00:00
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-02-25 10:30:17 +00:00
|
|
|
&msiof1 {
|
|
|
|
pinctrl-0 = <&msiof1_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
pmic: pmic@0 {
|
|
|
|
compatible = "renesas,r2a11302ft";
|
|
|
|
reg = <0>;
|
|
|
|
spi-max-frequency = <6000000>;
|
|
|
|
spi-cpol;
|
|
|
|
spi-cpha;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-02-13 05:43:19 +00:00
|
|
|
&sdhi0 {
|
|
|
|
pinctrl-0 = <&sdhi0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
vmmc-supply = <&vcc_sdhi0>;
|
|
|
|
vqmmc-supply = <&vccq_sdhi0>;
|
|
|
|
cd-gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&sdhi2 {
|
|
|
|
pinctrl-0 = <&sdhi2_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
vmmc-supply = <&vcc_sdhi2>;
|
|
|
|
vqmmc-supply = <&vccq_sdhi2>;
|
|
|
|
cd-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2014-06-03 12:02:12 +00:00
|
|
|
|
2014-06-03 12:02:24 +00:00
|
|
|
&cpu0 {
|
|
|
|
cpu0-supply = <&vdd_dvfs>;
|
|
|
|
};
|
2014-02-12 17:04:33 +00:00
|
|
|
|
2014-07-10 10:50:56 +00:00
|
|
|
&iic0 {
|
2014-12-09 11:25:01 +00:00
|
|
|
status = "okay";
|
2014-02-12 17:04:33 +00:00
|
|
|
};
|
|
|
|
|
2014-07-10 10:50:56 +00:00
|
|
|
&iic1 {
|
2014-12-09 11:25:01 +00:00
|
|
|
status = "okay";
|
2014-07-10 10:50:56 +00:00
|
|
|
pinctrl-0 = <&iic1_pins>;
|
2014-02-12 17:04:34 +00:00
|
|
|
pinctrl-names = "default";
|
2014-02-12 17:04:33 +00:00
|
|
|
};
|
|
|
|
|
2014-07-10 10:50:56 +00:00
|
|
|
&iic2 {
|
2014-12-09 11:25:01 +00:00
|
|
|
status = "okay";
|
2014-07-10 10:50:56 +00:00
|
|
|
pinctrl-0 = <&iic2_pins>;
|
2014-02-12 17:04:34 +00:00
|
|
|
pinctrl-names = "default";
|
2014-08-12 20:18:26 +00:00
|
|
|
|
2014-11-04 01:47:46 +00:00
|
|
|
clock-frequency = <100000>;
|
|
|
|
|
2015-04-28 10:29:22 +00:00
|
|
|
ak4643: codec@12 {
|
2014-11-04 01:47:56 +00:00
|
|
|
compatible = "asahi-kasei,ak4643";
|
|
|
|
#sound-dai-cells = <0>;
|
|
|
|
reg = <0x12>;
|
|
|
|
};
|
|
|
|
|
2014-08-12 20:18:26 +00:00
|
|
|
composite-in@20 {
|
|
|
|
compatible = "adi,adv7180";
|
|
|
|
reg = <0x20>;
|
|
|
|
remote = <&vin1>;
|
|
|
|
|
|
|
|
port {
|
|
|
|
adv7180: endpoint {
|
|
|
|
bus-width = <8>;
|
|
|
|
remote-endpoint = <&vin1ep0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-12-10 23:42:11 +00:00
|
|
|
|
|
|
|
hdmi@39 {
|
|
|
|
compatible = "adi,adv7511w";
|
|
|
|
reg = <0x39>;
|
|
|
|
interrupt-parent = <&gpio1>;
|
|
|
|
interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
|
|
|
|
|
|
|
|
adi,input-depth = <8>;
|
|
|
|
adi,input-colorspace = "rgb";
|
|
|
|
adi,input-clock = "1x";
|
|
|
|
adi,input-style = <1>;
|
|
|
|
adi,input-justification = "evenly";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
adv7511_in: endpoint {
|
|
|
|
remote-endpoint = <&du_out_lvds0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
adv7511_out: endpoint {
|
|
|
|
remote-endpoint = <&hdmi_con>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-02-12 17:04:33 +00:00
|
|
|
};
|
|
|
|
|
2014-07-04 00:19:51 +00:00
|
|
|
&iic3 {
|
2014-06-09 02:09:44 +00:00
|
|
|
pinctrl-names = "default";
|
2014-07-04 00:19:51 +00:00
|
|
|
pinctrl-0 = <&iic3_pins>;
|
2014-06-09 02:09:44 +00:00
|
|
|
status = "okay";
|
|
|
|
|
2015-03-09 20:06:57 +00:00
|
|
|
pmic@58 {
|
|
|
|
compatible = "dlg,da9063";
|
|
|
|
reg = <0x58>;
|
|
|
|
interrupt-parent = <&irqc0>;
|
|
|
|
interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
interrupt-controller;
|
|
|
|
|
|
|
|
rtc {
|
|
|
|
compatible = "dlg,da9063-rtc";
|
|
|
|
};
|
|
|
|
|
|
|
|
wdt {
|
|
|
|
compatible = "dlg,da9063-watchdog";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-06-09 02:09:44 +00:00
|
|
|
vdd_dvfs: regulator@68 {
|
2014-08-22 14:26:55 +00:00
|
|
|
compatible = "dlg,da9210";
|
2014-06-09 02:09:44 +00:00
|
|
|
reg = <0x68>;
|
2015-03-09 20:06:56 +00:00
|
|
|
interrupt-parent = <&irqc0>;
|
|
|
|
interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
|
2014-06-09 02:09:44 +00:00
|
|
|
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
|
|
regulator-max-microvolt = <1000000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
2014-02-12 17:04:33 +00:00
|
|
|
};
|
2014-06-24 18:02:21 +00:00
|
|
|
|
|
|
|
&pci0 {
|
|
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
};
|
|
|
|
|
|
|
|
&pci1 {
|
|
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb1_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
};
|
|
|
|
|
2014-10-24 10:41:47 +00:00
|
|
|
&xhci {
|
|
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb2_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
};
|
|
|
|
|
2014-06-24 18:02:21 +00:00
|
|
|
&pci2 {
|
|
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb2_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
};
|
2014-08-12 20:18:26 +00:00
|
|
|
|
2014-10-24 10:44:34 +00:00
|
|
|
&hsusb {
|
|
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&hsusb_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
renesas,enable-gpio = <&gpio5 18 GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
|
2014-09-26 21:01:35 +00:00
|
|
|
&usbphy {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-08-12 20:18:26 +00:00
|
|
|
/* composite video input */
|
|
|
|
&vin1 {
|
|
|
|
pinctrl-0 = <&vin1_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
2014-12-09 11:25:01 +00:00
|
|
|
status = "okay";
|
2014-08-12 20:18:26 +00:00
|
|
|
|
|
|
|
port {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
vin1ep0: endpoint {
|
|
|
|
remote-endpoint = <&adv7180>;
|
|
|
|
bus-width = <8>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-11-04 01:47:56 +00:00
|
|
|
|
|
|
|
&rcar_sound {
|
|
|
|
pinctrl-0 = <&sound_pins &sound_clk_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
2014-12-17 06:11:52 +00:00
|
|
|
/* Single DAI */
|
2014-11-04 01:47:56 +00:00
|
|
|
#sound-dai-cells = <0>;
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
rcar_sound,dai {
|
|
|
|
dai0 {
|
2014-11-04 01:48:38 +00:00
|
|
|
playback = <&ssi0 &src2 &dvc0>;
|
|
|
|
capture = <&ssi1 &src3 &dvc1>;
|
2014-11-04 01:47:56 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&ssi1 {
|
|
|
|
shared-pin;
|
|
|
|
};
|